

Version: 1.9

2019-03-22

# **Declaration**

#### Disclaimer

Information given in this document is provided just as a reference or example for the purpose of using Actions' products, and cannot be treated as a part of any quotation or contract for sale.

Actions products may contain design defects or errors known as anomalies or errata which may cause the products' functions to deviate from published specifications. Designers must not rely on the instructions of Actions' products marked "Reserved" or "undefined". Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL EXPRESS OR IMPLIED WARRANTIES OF MERCHANTABILITY, ACCURACY, SECURITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY AND THE LIKE TO THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS.

IN NO EVENT SHALL ACTIONS BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION FOR LOST OF DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND ARISING FROM USING THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS. REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

#### Ways of obtaining information

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at: http://www.actions-semi.com or from an authorized Actions representative.

#### Trademarks

The word "Actions" and the logo are the trademarks of Actions Semiconductor Co., Ltd, and Actions (Zhuhai) Technology Co., Limited is authorized to use them. Word "炬芯" is the trademark of Actions

(Zhuhai) Technology Co., Limited. Names and brands of other companies and their products that may from time to time descriptively appear in this document are the trademarks of their respective holders, no affiliation, authorization, or endorsement by such persons are claimed or implied except as may be expressly stated therein.

#### **Rights Reserved**

The provision of this document shall not be deemed to grant buyers any right in and to patent, copyright, trademark, trade secret, know how, and any other intellectual property of Actions or others.

#### Miscellaneous

Information contained or described herein relates only to the Actions products and as of the release date of this publication, abrogates and supersedes all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information. Actions reserves the rights to make changes to information described herein at any time without notice. Please contact your Actions sales representatives to obtain the latest information before placing your product order.

#### **Additional Support**

Additional product and company information can be obtained by visiting the Actions website at: http://www.actions-semi.com



# Contents

D	<u>eclaratio</u>	<u>on</u> 2
<u>C</u>	<u>ontents</u>	
<u>R</u> (		<u>listory</u> vi
<u>1</u>	Intro	duction ······1
	<u>1.1</u>	<u>Overview</u> ······2
	<u>1.2</u>	Application Diagram2
	<u>1.3</u>	Detail Features
	1.4	Pin Assignment
	1.5	Pin Descriptions
	<u>1.6</u>	Package and Drawings
<u>2</u>	<u>Blue</u>	<u>tooth</u> 11
<u>3</u>	Proc	essor Core ······11
<u>4</u>	Men	nory Controller
<u>5</u>	DMA	Controller 12
	5.1	Features ·······12
	5.2	<u>Memory and Peripheral Access Description</u>
	<u>5.2.1</u>	<u>DMA channel priority</u> 12
	<u>5.3</u>	DMA Register List
	5.4	DMA Register Description 14
	5.4.1	DMAPRIORITY ····································
	5.4.2	<u>DMAIP</u> 14
	<u>5.4.3</u>	<u>DMAIE</u>
	<u>5.4.4</u>	
	5.4.5	
	<u>5.4.6</u>	
	<u>5.4.7</u>	
	5.4.8	
	<u>5.4.9</u>	
	<u>5.4.1</u>	
	<u>5.4.1</u> 5.4.1	
	<u>5.4.1</u>	
	<u>5.4.1</u>	
	5.4.1	
	5.4.1	
	5.4.1	
	5.4.1	<u>8</u> <u>DMA3DADDR</u>
	<u>5.4.1</u>	
	<u>5.4.2</u>	
	<u>5.4.2</u>	
	<u>5.4.2</u>	24 <u>DMA4DADDR</u> ······24



	<u>5.4.23</u>	DMA4FRAMELEN ·····	
	<u>5.4.24</u>	DMA0RemainFrameLen ·····	
	<u>5.4.25</u>	DMA1RemainFrameLen ·····	
	<u>5.4.26</u>	DMA2RemainFrameLen ·····	
	<u>5.4.27</u>	DMA3RemainFrameLen ·····	
	<u>5.4.28</u>	DMA4RemainFrameLen ·····	25
_			
<u>6</u>			
	<u>6.1</u> <u>Fe</u>	<u>eatures</u>	26
	6.2 N	Iodule Description	
	<u>0.2</u> <u>N</u> 6.2.1	Linear Regulators ······	
	<u>6.2.1</u>		
	6.2.2	A/D Converters	
	6.2.3	WIO Wake Up	
	<u>6.3</u> <u>R</u>	egister List	27
	6.4 R	egister Description ·····	
	6.4.1	VOUT CTL	
	6.4.2	PMUADC CTL	
	6.4.3	BATADC DATA ·····	
	6.4.4	LRADC1 DATA ······	
	6.4.5	LRADC2 DATA	
	6.4.6	LRADC3 DATA	
	<u>6.4.7</u>	LRADC4 DATA	
	<u>6.4.8</u>	LRADC5_DATA	
	<u>6.4.9</u>	LRADC6 DATA	
	<u>6.4.10</u>	LRADC7 DATA	
	<u>6.4.11</u>	LRADC8_DATA	
	<u>6.4.12</u>	LRADC9 DATA	
	<u>6.4.13</u>	LRADC10_DATA	
	<u>6.4.14</u>	POWER CTL	
	<u>6.4.15</u>	WKEN CTL ······	
	<u>6.4.16</u>	WAKE PD	-
	<u>6.4.17</u>	ONOFF KEY	
<u>Z</u>	<u>Audio</u> ·		
_			
<u>8</u>	<u>UI</u>		
	<u>8.1</u> <u>SI</u>	EG LCD/LED controller	
	8.1.1	Features ······	
	<u>8.1.2</u>	Register List ·····	
	<u>8.1.3</u>	Register Description	
	<u>8.1.3</u>	3.1 <u>SEG DISP CTL</u> ······	
	<u>8.1.3</u>		
	<u>8.1.3</u>	3.9 <u>SEG_BIAS_EN</u> ······	
<u>9</u>	<u>System</u>	I <u>Control</u> ·····	
	9.1 R	MU	
	9.1.1	Features ·····	
	9.1.2	Register List	



<u>9.1.3</u>	Register Description	38
<u>9.1.3</u>		
<u>9.2</u> <u>CI</u>	MU Digital	40
9.2.1	Features ·····	
9.2.2	Register List	
9.2.3	Register Description	
9.2.3		
<u>9.2.3</u>		
<u>9.2.3</u> 9.2.3		47
<u>9.2.3</u> 9.2.3		
<u>9.2.3</u> 9.2.3		
<u>9.2.3</u>		
9.2.3		
9.2.3		
9.2.3	_	
9.2.3		
9.2.3		
9.2.3		
9.2.3	3.25 CMU MEMCLKEN	·· 52
<u>9.2.3</u>	3.26 <u>CMU MEMCLKSEL</u> ······	·· 53
<u>9.3</u> RT	T <u>C&amp;Watchdog</u>	52
9.3.1	Features	53
9.3.2	Register List	
9.3.3	Register Description	
9.3.3		
9.3.3		
9.3.3	3.3 RTC DHMSALM ······	55
<u>9.3.3</u>	<u>8.4</u> <u>RTC DHMS</u>	55
<u>9.3.3</u>		
<u>9.3.3</u>		
<u>9.3.3</u>	<u>3.7 WD CTL</u>	56
<u>9.4 TI</u>	MER	56
<u>9.4.1</u>	Features ·····	
9.4.2	Register List	
9.4.3	Register Description ······	
9.4.3		
9.4.3		
9.4.3		·· 58
9.4.3		·· 58
<u>9.4.</u>		
<u>9.4.3</u>	<u>3.9</u> <u>T2 CNT</u> ······	. 59



<u>9.4.3.10</u>		
<u>9.4.3.11</u>	L <u>T3_VAL</u>	60
9.4.3.12	2 <u>T3 CNT</u>	60
0.5		64
	(Exceptions and Interrupts Controller)	
	atures ·····	
	gister List	
	gister Description	
<u>9.5.3.1</u>	INTC PD	
<u>9.5.3.2</u>	<u>INTC_MSK</u> ······	
<u>9.5.3.3</u>	INTC CFG0	
<u>9.5.3.4</u>	INTC CFG1	
<u>9.5.3.5</u>	INTC_CFG2	65
10 Storage ···		67
11 Transfer a	nd Communication	68
<u>11.1.1</u>	Features	68
11.2 TWI-		68
	Features	
	Function Description	
	Register List.	
	Register Description	
<u>11.2.4.1</u>		
<u>11.2.4.2</u>		
<u>11.2.4.3</u>		
<u>11.2.4.</u> 4	TWIX ADDR	71
11.2.4.5	5 TWIX TXDAT ······	71
11.2.4.6	TWIX RXDAT	72
11.2.4.7		
11.2.4.8		
11.2.4.9		
<u>11.2.4.3</u> 11.2.4.1		
<u>11.2.4.1</u>		74
11.3 UART		75
	- Features ······	75
	Operation Manual	
	Register List	
	Register Description	
<u>11.3.4.1</u>		
11.3.4.2		
<u>11.3.4.3</u>		
<u>11.3.4.4</u>		
<u>11.3.4.5</u>	<u>UARTx BR</u> ·····	79
		ខ្លា
<u>11.4.1</u>	Features ·····	80
<u>11.5</u> <u>SPI1</u>		80
	Features	
	Operation Manual	
	Register List	
	Register Description	
<u>11.5.4.1</u>		
<u>11.5.4.2</u>		
<u>11.5.4.3</u>	<u>SPI1_TXDAT</u> ······	85



<u>11.5.4</u> .		
<u>11.5.4</u> .	<u>5</u> <u>SPI1_BC</u> ······	
11.6 IRC·		
	Features	
<u>11.6.1</u>	Operation Manual	
<u>11.6.2</u>	Register List	
<u>11.6.3</u>		
<u>11.6.4</u>	Register Description	
<u>11.6.4.</u>		
<u>11.6.4.</u>		
<u>11.6.4</u> .	— — — — — — — — — — — — — — — — — — —	
<u>11.6.4</u> .	<u>4</u> <u>IRC_KDC</u>	
11.7 PWI	<u>//</u> ·····	
11.7.1	– Features ······	
11.7.2	Operation Manual	
11.7.3	Register List	
11.7.4	Register Description	
11.7.4.		
11.7.4.		
11.7.4.		
11.7.4.	<u> </u>	-
11.7.4.		
11.7.4.		-
11.7.4.		
11.7.4.		
11.7.4.		
<u></u>		54
12 GPIO and	I/O Multiplexer ·····	
<u>12.1</u> <u>Feat</u>	<u>ures</u>	
<u>12.2</u> <u>Ope</u>	ration Manual	
<u>12.2</u> <u>Ope</u> <u>12.2.1</u>	<u>ration Manual</u> Block Diagram	<i>96</i> 96
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u>	<u>ration Manual</u> Block Diagram Multi-function Switch Operation	
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output	
<u>12.2</u> <u>Ope</u> <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u>	<u>ration Manual</u> <u>Block Diagram</u> <u>Multi-function Switch Operation</u> <u>GPIO Output</u> <u>GPIO Input</u>	
<u>12.2</u> <u>Ope</u> <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test	96 96 96 97 97 97 97
<u>12.2</u> <u>Ope</u> <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u>	<u>ration Manual</u> <u>Block Diagram</u> <u>Multi-function Switch Operation</u> <u>GPIO Output</u> <u>GPIO Input</u>	96 96 96 97 97 97 97
<u>12.2</u> <u>Ope</u> <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> <u>Regi</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List	96 96 96 97 97 97 97 97 98
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Regi <u>12.4</u> GPIC	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List D Register Description	96 96 97 97 97 97 97 97 98 98
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Regi <u>12.4</u> GPIC <u>12.4.1</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List D Register Description GPIO CTL	96 96 97 97 97 97 97 97 97 98 99
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Regi <u>12.4</u> GPIC <u>12.4.1</u> <u>12.4.2</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test ister List D Register Description GPIO CTL GPIO1 CTL	96 96 97 97 97 97 97 97 98 99 99 99 99
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Requ <u>12.4</u> GPIC <u>12.4.1</u> <u>12.4.2</u> <u>12.4.3</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test ister List D Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL	96 96 97 97 97 97 97 98 99 99 99 100 102
<u>12.2</u> Ope. <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Requ <u>12.4</u> <u>12.4.1</u> <u>12.4.2</u> <u>12.4.3</u> <u>12.4.4</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test Ster List CREGister Description GPIO0 CTL GPIO1 CTL GPIO1 CTL GPIO3 CTL	96 96 97 97 97 97 97 98 98 99 99 99 100 102 103
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Regi <u>12.4</u> GPIC <u>12.4.1</u> <u>12.4.2</u> <u>12.4.3</u> <u>12.4.4</u> <u>12.4.5</u>	ration Manual         Block Diagram       Multi-function Switch Operation         GPIO Output       GPIO Input         GPIO Output/Input Loop Test       GPIO Output/Input Loop Test         Ster List         O Register Description         GPIO1 CTL       GPIO1 CTL         GPIO2 CTL       GPIO3 CTL         GPIO3 CTL       GPIO4 CTL	96 96 97 97 97 97 97 97 98 99 99 100 102 103 104
<u>12.2</u> Ope <u>12.2.1</u> <u>12.2.2</u> <u>12.2.3</u> <u>12.2.4</u> <u>12.2.5</u> <u>12.3</u> Regi <u>12.4</u> GPIC <u>12.4.1</u> <u>12.4.2</u> <u>12.4.3</u> <u>12.4.4</u> <u>12.4.5</u> <u>12.4.6</u>	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List D Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO2 CTL GPIO3 CTL GPIO4 CTL GPIO5 CTL	96 96 97 97 97 97 97 97 97 98 99 99 100 102 103 104 104 106
12.2         Ope           12.2.1         12.2.2           12.2.3         12.2.4           12.2.5         12.3           12.2.4         12.2.5           12.3         Require           12.4         GPIC           12.4.1         12.4.2           12.4.3         12.4.4           12.4.5         12.4.6           12.4.7         12.4.7	ration Manual         Block Diagram         Multi-function Switch Operation         GPIO Output         GPIO Input         GPIO Output/Input Loop Test         ister List         D Register Description         GPIO1 CTL         GPIO2 CTL         GPIO3 CTL         GPIO3 CTL         GPIO4 CTL         GPIO5 CTL         GPIO5 CTL         GPIO6 CTL	96 96 97 97 97 97 97 97 98 99 99 100 102 103 104 104 106 107
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test ister List D Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO3 CTL GPIO4 CTL GPIO5 CTL GPIO5 CTL GPIO7 CTL	96 96 97 97 97 97 97 97 98 99 99 100 102 103 104 106 107 109
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test GPIO Output/Input Loop Test ister List D Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO6 CTL GPIO6 CTL GPIO7 CTL GPIO8 CTL	96 96 97 97 97 97 97 98 99 99 99 100 102 103 104 104 106 107 109 110
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Input GPIO Output/Input Loop Test ister List D Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO3 CTL GPIO4 CTL GPIO5 CTL GPIO6 CTL GPIO6 CTL GPIO7 CTL GPIO8 CTL GPIO8 CTL GPIO9 CTL	96 96 97 97 97 97 97 98 99 99 99 100 102 103 104 104 106 107 109 110 111
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output/Input Loop Test ister List 2 Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO6 CTL GPIO6 CTL GPIO6 CTL GPIO7 CTL GPIO7 CTL GPIO8 CTL GPIO9 CTL GPIO9 CTL GPIO9 CTL GPIO9 CTL GPIO9 CTL GPIO1 CTL	96 96 97 97 97 97 97 97 97 98 99 99 100 102 103 104 104 106 107 109 110 111
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List	96 96 97 97 97 97 97 97 98 99 99 100 102 103 104 104 106 107 109 110 111 111 112 112
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ister List 2 Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO5 CTL GPIO7 CTL GPIO8 CTL GPIO9 CTL GPIO1 CTL	96 96 97 97 97 97 97 97 98 99 99 100 102 103 104 104 106 107 109 109 110 111 112 112 114 115
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Input GPIO Output/Input Loop Test ster List 2) Register Description GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO5 CTL GPIO7 CTL GPIO8 CTL GPIO9 CTL GPIO1 CTL	96 96 97 97 97 97 97 98 99 99 100 102 103 104 104 105 109 110 111 112 114 115 116
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test ster List 2) Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO5 CTL GPIO6 CTL GPIO7 CTL GPIO1 CTL	96 96 97 97 97 97 97 98 99 99 99 100 102 103 104 104 105 107 109 110 109 110 111 111 112 112 114 115 116 118
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual         Block Diagram         Multi-function Switch Operation         GPIO Output         GPIO Output         GPIO Output         GPIO Output/Input Loop Test         ster List         D Register Description         GPIO CTL         GPIO CTL         GPIO2 CTL         GPIO3 CTL         GPIO5 CTL         GPIO5 CTL         GPIO5 CTL         GPIO6 CTL         GPIO7 CTL         GPIO8 CTL         GPIO9 CTL         GPIO1 CTL         GPIO1 CTL         GPIO1 CTL         GPIO5 CTL         GPIO5 CTL         GPIO1 CTL	96 96 97 97 97 97 97 98 99 99 99 100 102 103 104 104 105 107 109 110 109 110 111 111 112 112 114 115 116 118 119
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ration Manual Block Diagram Multi-function Switch Operation GPIO Output GPIO Output GPIO Output/Input Loop Test ster List 2) Register Description GPIO0 CTL GPIO1 CTL GPIO2 CTL GPIO3 CTL GPIO5 CTL GPIO5 CTL GPIO5 CTL GPIO6 CTL GPIO7 CTL GPIO1 CTL	



12.4.19	<u>GPIO23 CTL</u>	2
12.4.19		
12.4.20	<u>GPIO24_CTL</u> 12 <u>GPIO25_CTL</u> 12	
12.4.21	<u>GPIO26 CTL</u>	
12.4.22	<u>GPI038 CTL</u>	
12.4.23		
<u>12.4.24</u> <u>12.4.25</u>	GPI039 CTL	
12.4.25	<u>GPIO40_CTL</u> 13 <u>GPIO41_CTL</u> 13	
12.4.20	<u>GPIO41 CTL</u>	
12.4.27	<u>GPI042_CTL</u> 13 <u>GPI043_CTL</u> 13	
12.4.20	<u>GPIO44_CTL</u> 13	
12.4.30	<u>GPIO45 CTL</u>	
12.4.31	<u>GPIO46 CTL</u>	
12.4.32	<u>GPI047_CTL</u>	
12.4.33	<u>GPIO ODATO</u>	
12.4.34	<u>GPIO_ODAT1</u>	
12.4.35	<u>GPIO BSR0</u>	
12.4.36	GPIO BSR1	
12.4.37	GPIO_BRR0	
12.4.38	GPIO BRR1	
12.4.39	GPIO_IDAT0	
12.4.40	GPIO IDAT1	
<u>12.4.41</u>	<u>GPIO_PD0</u>	
<u>12.4.42</u>	<u>GPIO PD1</u> ······13	
<u>12.4.43</u>	<u>WIO0 CTL</u>	8
13 Electrica	I Characteristics	9
<u>13.1 Abs</u>	solute Maximum Ratings13.	9
<u>10.1</u> <u>Abs</u>		5
<u>13.2</u> <u>Rec</u>	<u>commended PWR Supply</u> ·······13	9
<u>13.3</u> DC	<u>Characteristics</u> ·······13	9
	<u>'R Consumption</u> ·······14	
	etooth Characteristics ·······14	
<u>13.5.1</u>	Transmitter 14	
<u>13.5.2</u>	Receiver 14	
<u>13.5.3</u>	Harmonic ······14	0
<u>13.6</u> <u>Ste</u>	reo Audio ADC	1
<u>13.7</u> Ste	<u>reo DAC</u>	1
A	d Abbreviations ·······14	2
Acronyms and	<u>a Appreviations</u>	3



# **Revision History**

Date	Revision	Description
2018-04-16	1.0	First Release
2018-05-09	1.1	Modify
2018-05-24	1.2	Modify
2018-08-04	1.3	Modify
2018-10-09	1.4	Modify
2018-11-28	1.5	Modify
2019-01-22	1.6	Get the Bluetooth 5.0 Certification
2019-02-12	1.7	Add the description of BLE
2019-02-28	1.8	Add harmonic description of BT RF signal
2019-03-22	1.9	Modify the description of Ambient Temperature



# **1** Introduction

## **Features**

- 32bit RISC processor Core, up to 180MHz.
- Internal ROM
- Internal RAM for data and program
- Internal 1MByte Nor flash
- Supports Bluetooth V5.0/4.2/2.1+EDR
- Supports AFH to dynamically detect channel quality to improve Bluetooth transmission quality
- Bluetooth Piconet and Scatternet support
- Bluetooth TX power: 4dBm(typical)
- Bluetooth RX sensitivity: -86dBm(typical) when packet Type is 2-DH5
- Built-in high performance stereo DAC& stereo ADC
- Supports two single-ended Analog microphone or one DMIC
- PA Support non-direct or direct drive output.
- Supports two stereo AUXIN sharing two ADCs
- I2S TX&RX support master/slave mode separately, and support sample rate of 192k/96k/48k/44.1k/32k/24k/22.05k/16k/12 k/11.025k/8k
- Support Voice Active Trigger
- Support 7/8pin Segment Matrix LED
- Integrated PMU supports multiple low energy states, Linear regulators outputs
- Support low power mode (sniff/sniff sub-rating)
- 1\*WIO which can used for charging detection.
- Standby current 45uA (typical).
- Support two SD/SDIO interfaces at most
- Rich Interfaces support: USB1.1FS, 2xUART, 2xTWI, 2xSPI, IR RX, 9xPWM
- 22 Programmable GPIOs, and 10 analog IOs can also config as GPIOs.
- LQFP-48, 7mm\*7mm\*1.4mm

# **Applications**

- Stereo speakers and speakerphones
- Bluetooth car audio unit
- Bluetooth alarm clock
- Other Bluetooth audio applications

Actions<sup>®</sup> ATS2819<sup>™</sup> LQFP48

#### **Bluetooth Audio Solution**

Wireless Audio Applications MMC/SD Card Audio Playback

**Bluetooth V5.0** 

More Information please visit: http://www.actions-semi.com




# 1.1 Overview

The ATS2819 is a highly integrated single-chip Bluetooth audio device. It also can act as traditional card speakers and card-reader for data transmission.

The ATS2819 integrates the high-performance transceiver, rich features baseband processor and Bluetooth audio profile. It meets Bluetooth V5.0 and compliant with V4.2/2.1+EDR, and supports dual mode (BR/EDR + Low Energy Controllers). The links in BR/EDR and LE can be active simultaneously.

ATS2819 integrates high quality and low latency SBC decoder and CVSD codec. It also supports PLC technique and AEC in voice call providing a high audio quality.

The ATS2819 integrates a complete set of power management circuits, flexible memory configuration, Matrix LED controller for UI display and rich interfaces, such as SD/SDIO/SPI/USB/UART/TWI/PWM/IR /I2S TX&RX and so on. The architecture is fully programmable with any application. It also has the minimum package and the most compact BOM.



# **1.2 Application Diagram**

Figure 1-1 ATS2819 Application Diagram



# 1.3 Detail Features

### **System**

- 32bit RISC processor Core, up to 180MHz.
- Internal RAM for data and program storage
- Internal 1MByte Nor flash
- 5-channel DMA, including DMA0, DMA1, DMA2, DMA3 and DMA4, support for transmission in burst 8 mode
- Fully configurable PEQ, up to 14 segments
- Support for echo cancellation and noise reduction
- Support for packet loss concealment
- Support USB/SDCard firmware upgrade

# Bluetooth

- Bluetooth V5.0 Dual Mode
- Compatible with Bluetooth V4.2/V4.2 LE/V4.0/V3.0/V2.1 + EDR systems
- Support all packet types in basic rate and enhanced data rate
- Bluetooth Dual Mode support: Simultaneous LE and BR /EDR
- Support SCO/eSCO link
- Support secure simple pairing
- Support low power mode (sniff/sniff sub-rating)
- Bluetooth Piconet and Scatternet support
- Bluetooth TX power: 4dBm(typical)
- Bluetooth RX sensitivity: -88dBm(typical) when packet Type is 2-DH5

# Audio

- Built-in stereo 16-bit input sigma-delta DACs, SNR>93dB, SNR (A-Weighting)>96dB, THD+N
   <-80dB, THD+N (A-Weighting) < -81dB</li>
   @0dBFS output amplitude
- Built-in stereo 16-bit input sigma-delta ADC, SNR>87dB, SNR(A-Weighting)>89dB, THD+N
   <-80dB, THD+N(A-Weighting)<-82dB @PA</li>
   1.6Vpp output
- DAC supports sample rate of 8k/11.025k /12k/16k/22.05k/24k/32k/44.1k/48kHz
- PA Support non-direct or direct drive output.
- ADC supports sample rate of 8k/11.025k /12k/16k/22.05k/24k/32k/44.1k/48kHz
- Supports two single-ended Analog

microphone or one DMIC

- Supports two stereo AUX IN sharing two ADCs
- I2S TX&RX support master and slave mode separately, and support sample rate of 192k/96k/48k/44.1k/32k/24k/22.05k/16k/12 k/11.025k/8k
- Support Voice Active Trigger

# **Display**

• 7/8pin Segment Matrix LED

# **Power Management**

- Support Li-Ion battery power supply with battery insert wake up.
- Support power on button & reset button.
- Linear regulators outputs VCC, AVCC, SVCC.
- Standby current 45uA (typical).
- 10-bit A/D converters for system monitor and wire-control, 10 channels can be externally used by user. The ADC sample rate can support 2/4/8KHz per channel.
- 1\*WIO which can used for charging detection.

# **Physical Interfaces**

- Maximum 2\*SD/MMC/eMMC card interface
- USB1.1FS host or device, support 2 IN endpoint and 1 OUT endpoint except endpoint0
- Maximum 2\*UART support master or slave mode with RTS/CTS hardware flow control
- Maximum 2\*TWI supports master or slave mode
- Maximum 2\*SPI interface controllers.
- Support 22 Programmable GPIO interfaces, and 10 analog IOs can also be config as GPIOs.
- All 22 Programmable GPIOs can be SIRQs
- Maximum 9\*PWM output integrated
- 1\* infrared remote control RX

## Package



• LQFP-48, 7mm\*7mm\*1.4mm





# **1.4** Pin Assignment




Figure 1-2 ATS2819 Pin Assignment

### **1.5 Pin Descriptions**

Table	1-1	ATS2819	Pin	Description

Pin	Pin	Pin	in Pad drive level	GPIO Initial	Description		Power
No.	Name	Туре		state	AD_SELECT=0	AD_SELECT=1	domain
1	GPIO22	/0	2/4/6/8/10/12/14/ 16mA	Z	Bit22 of GPIO 0x0: LCD_SEG2 0x1: GPIO22 0x2: LED_SEG2 0x3: LCD_D2 0x4: EM_D2 0x5: PWM3 0x6: I2STX_MCLK 0x7: SD1_DAT0 0x8: SPI1_MOSI	LRADC6	VCC



2	GPIO21	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit21 of GPIO 0x0: LCD_SEG1 0x1: GPIO21 0x2: LED_SEG1 0x3: LCD_D1 0x4: EM_D1 0x5: PWM2 0x6: I2STX_LRCLK 0x7: SD1_CLK 0x8: SPI1_CLK	LRADC5	VCC
3	GPIO20	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit20 of GPIO 0x0: LCD_SEG0 0x1: GPIO20 0x2: LED_SEG0 0x3: LCD_D0 0x4: EM_D0 0x4: FM_D0 0x5: PWM1 0x6: I2STX_BCLK 0x7: SD1_CMD 0x8: SPI1_SS	LRADC4	VCC
4	GPIO6	I/O	2/4/6/8/10/12/14/ 16mA	Firmware USB upgrade(X) , Firmware boot(Z)	Bit6 of GPIO 0x0: UART0_TX 0x1: GPIO6 0x2: CK802_TMS 0x3: TWI0_SCL 0x4: Reserved 0x5: PWM5 0x6: I2STX_LRCLK 0x7: TWI1_SCL 0x8: LCD_SEG21 0x9: SPI0_CLK	AVCC	VCC
5	GPIO8	1/0	2/4/6/8/10/12/14/ 16mA	Firmware USB upgrade(X) , Firmware boot(Z)	Bit8 of GPIO 0x0: UART1_TX 0x1: GPIO8 0x2: I2STX_MCLK 0x3: TWI0_SDA 0x4: SPI1_MISO 0x5: PWM6 0x6: LCD_SEG15 0x7: DMIC_CK 0x8: LCD_SEG18 0x9: SPI0_MOSI		VCC



6	GPIO9	I/O	2/4/6/8/10/12/14/ 16mA	Firmware USB upgrade(X) , Firmware boot(Z)	Bit9 of GPIO 0x0: UART1_RX 0x1: GPIO9 0x2: I2STX_DOUT 0x3: TWI0_SCL 0x4: SPI1_MOSI 0x5: PWM7 0x6: SPI0_MISO 0x7: DMIC_DAT 0x8: LCD_SEG19		VCC
7	GPIO5	I/O	2/4/6/8/10/12/14/ 16mA	Firmware USB upgrade(X) , Firmware boot(Z)	Bit5 of GPIO 0x0: UART0_RX 0x1: GPIO5 0x2: CK802_TCK 0x3: TWI0_SDA 0x4: IR_RX 0x5: PWM4 0x6: I2STX_BCLK 0x7: TWI1_SDA 0x8: LCD_SEG20 0x9: SPI0_SS	AVCC	VCC
8	GPIO7	I/O	2/4/6/8/10/12/14/ 16mA	z	Bit7 of GPIO GPIO7	LRADC1	VCC
9	GPIO4	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit4 of GPIO 0x0: FMCLKOUT 0x1: GPIO4 0x2: UART0_RTS 0x3: PWM3 0x4: Reserved 0x5: UART0_TX 0x6: IR_RX 0x7: TIMER2_CAPIN 0x8: LCD_SEG17 0x9: CK802_TRST 0xA: SPI0_IO3	LRADC10	vcc
10	VDDIF	PWR			IF Power for BT		
11	GNDRF	GND			RF GND		
12	RFIO	1/0			Bluetooth transmitter output/receiver input		
13	VDDRF 2	PWR			RF Power for BT		
14	ADC12	PWR			ADC Power for BT		
15	хі	AI			High frequency crystal OSC input		
16	хо	AO			High frequency crystal OSC output		
17	SVCC	PWR			Power supply for SIO and hosc		
18	WI00	I/O		Z	Wake up IO0. It's also		SVCC



					can used as SIO, the Maximum frequency can no more than 10KHz.		
19	GPIO25	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit25 of GPIO 0x0: LCD_SEG5 0x1: GPIO25 0x2: LED_SEG5 0x3: LCD_D5 0x4: EM_D5 0x5: PWM6 0x6: I2SRX_MCLK 0x7: SD1_DAT3 0x8: UART0_RX	LRADC9	VCC
20	GPIO26	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit26 of GPIO 0x0: LCD_SEG6 0x1: GPIO26 0x2: LED_SEG6 0x3: LCD_D6 0x4: EM_D6 0x5: PWM7 0x6: Reserved 0x7: IR_RX 0x8: UART1_TX	LRADC10	VCC
21	GPIO0	I/O	2/4/6/8/10/12/14/ 16mA	Firmware upgrade/ card boot(X), Firmware Nor boot(Z)	Bit0 of GPIO 0x0: SD0_CMD 0x1: GPIO0 0x2: UART0_CTS 0x3: FMCLKOUT 0x4: SPI1_SS 0x5: PWM0 0x6: I2STX_BCLK 0x7: I2SRX_BCLK		vcc
22	GPIO1	1/0	2/4/6/8/10/12/14/ 16mA	Firmware upgrade/ card boot(X), Firmware Nor boot(Z)	Bit1 of GPIO 0x0: SD0_CLK 0x1: GPIO1 0x2: UART0_RTS 0x3: UART0_RX 0x4: SPI1_CLK 0x5: PWM1 0x6: I2STX_LRCLK 0x7: I2SRX_LRCLK		VCC



23	GPIO2	I/O	2/4/6/8/10/12/14/ 16mA	Firmware upgrade/ card boot(X), Firmware Nor boot(Z)	Bit2 of GPIO 0x0: SD0_DAT 0x1: GPIO2 0x2: UART0_TX 0x3: TWI0_SDA 0x4: SPI1_MOSI 0x5: IR_RX 0x6: I2STX_MCLK 0x7: I2SRX_MCLK		vcc
24	GPIO19	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit19 of GPIO 0x0: LCD_COM5 0x1: GPIO19 0x2: LCD_SEG23 0x3: IR_RX 0x4: EM_CEB2 0x5: PWM8 0x6: TIMER3_CAPIN 0x7: SD1_CLK 0x8: CK802_TMS	LRADC3	VCC
25	GPIO12	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit12 of GPIO 0x0: SPI0_IO2 0x1: GPIO12 0x2: UART0_TX 0x3: TWI1_SDA 0x4: SPI1_SS 0x5: PWM8 0x6: I2SRX_BCLK 0x7: UART1_CTS 0x8: TIMER3_CAPIN	LRADC2	vcc
26	GPIO13	1/0	2/4/6/8/10/12/14/ 16mA	Z	Bit13 of GPIO 0x0: SPI0_IO3 0x1: GPIO13 0x2: UART0_RX 0x3: TWI1_SCL 0x4: SPI1_CLK 0x5: IR_RX 0x6: I2SRX_LRCLK 0x7: UART1_RTS 0x8: PWM0 0x9: LED_SEG7	LRADC3	vcc



27	GPIO3	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit3 of GPIO 0x0: TWI0_SCL 0x1: GPIO3 0x2: UART0_CTS 0x3: PWM2 0x4: SPI1_MISO 0x5: Reserved 0x6: I2STX_DOUT 0x7: I2SRX_DI 0x8: LCD_SEG16 0x9: SPI0_IO2	LRADC9	VCC
28	GPIO10	I/O	2/4/6/8/10/12/14/ 16mA	USB upgrade (X), Firmware	Bit10 of GPIO 0x0: DM 0x1: GPIO10 0x2: UART1_CTS 0x3: UART0_CTS 0x4: I2SRX_DI 0x5: PWM8		VCC
29	GPIO11	I/O	2/4/6/8/10/12/14/ 16mA	USB upgrade (X), Firmware	Bit11 of GPIO 0x0: DP 0x1: GPIO11 0x2: UART1_RTS 0x3: UART0_RTS 0x4: I2SRX_MCLK 0x5: PWM0		VCC
30	GND	GND			GND		
31	VCC	PWR			IO power pin		
32	BAT	AI			Battery Voltage input		
33	ONOFF	AI			All-purpose hardware switch		
34	VREFI	AI			Voltage reference input		
35	AGND	GND			Analog GND		
36	AVCC	PWR			Power supply of Analog(3.3V)		
37	MICO	A/I/O		Z	GPIO46	Microphone input0	AVCC
38	MIC1	A/I/O		Z	GPIO47	Microphone input1	AVCC
39							
	AUXOL	A/I/O		Z	GPIO40	Left channel of AUX input0	AVCC
40	AUX0L AUX1L			Z Z	GPIO40 GPIO44		AVCC AVCC
		A/I/O				input0 Left channel of AUX	
40	AUX1L	A/I/O A/I/O		Z	GPIO44	input0 Left channel of AUX input1 Right channel of AUX	AVCC




44	VRO	A/I/O		Z	GPIO38	Virtual Ground for PA	VCC
45	AOUTR	A/I/O		Z	GPIO43	Right channel of AUDIO Analog output	VCC
46	AOUTL	A/I/O		Z	GPIO42	Left channel of AUDIO Analog output	
47	GPIO24	I/O	2/4/6/8/10/12/14/ 16mA	Z	Bit24 of GPIO 0x0: LCD_SEG4 0x1: GPIO24 0x2: LED_SEG4 0x3: LCD_D4 0x4: EM_D4 0x5: PWM5 0x6: I2SRX_DI 0x7: SD1_DAT2 0x8: UART0_TX	LRADC8	VCC
48	GPIO23	1/0	2/4/6/8/10/12/14/ 16mA	Z	Bit23 of GPIO 0x0: LCD_SEG3 0x1: GPIO23 0x2: LED_SEG3 0x3: LCD_D3 0x4: EM_D3 0x5: PWM4 0x6: I2STX_DOUT 0x7: SD1_DAT1 0x8: SPI1_MISO	LRADC7	VCC

Note: H: high level; L:low level; Z: high resistance; X: May be change in power on;



# 1.6 Package and Drawings



SYMBOL	M	ILLIMET	ER
SYMBOL	MIN	NOM	MAX
А		_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.26
b1	0.17	0.20	0.23
с	0.13		0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
e	(	).50BS0	2
L	0.40	-	0.65
L1	1	.00REI	7
θ	0		プ

Figure 1-3 ATS2819 Package and Dimension



# 2 Bluetooth

- Bluetooth 5.0 Dual Mode
- Compatible with Bluetooth V4.2/ V4.2 LE/V4.0/V3.0/V2.1 + EDR systems
- Support all packet types in basic rate and enhanced data rate
- Bluetooth Dual Mode support: Simultaneous LE and BR /EDR
- Support SCO/eSCO link
- Support secure simple pairing
- Support low power mode (sniff/sniff sub-rating)
- Support multiple low energy states
- Support bitpool up to 53 in SBC decoding
- Bluetooth Piconet and Scatternet support

#### Performance

- Bluetooth transmitting power: 4dBm(typical)
- Bluetooth RX sensitivity: -86dBm(typical) when packet Type is 2-DH5

# **3** Processor Core

- 32bit RISC processor Core, up to 180MHz.
- Internal RAM for data and program storage
- 5-channel DMA, including DMA0, DMA1, DMA2, DMA3 and DMA4, support for transmission in burst 8 mode

# **4 Memory Controller**

- Operation clock rate up to 180MHz
- Memory Management Unit (MMU)
- Providing channel for DMA accessing internal memory
- Providing channel for CPU accessing internal memory
- Arbitrate the priority of CPU and DMA accessing internal memory
- Providing address remap function, biggest mapping address space is 4G Byte
- Memory Protect Unit(MPU) Support.



# 5 DMA Controller

### 5.1 Features

- DMA transmission is independent of the CPU.
- Support for memory-to-memory, memory-to-peripheral, peripheral-to-memory.
- 5-channel ordinary DMA, including DMA0, DMA1, DMA2, DMA3 and DMA4, supports for transmission in burst 8 mode. Only one of the four DMA channels can transfer data at the same time.
- DMA0/DMA1/DMA2/DMA3/DMA4 transmission can be triggered on the occurrence of selected events as following
  - I2S-RX DRQ
  - ADC DRQ
  - SD/MMC DRQ
  - SD1 DRQ
  - I2S-TX/DAC DRQ
  - UARTO-RX DRQ
  - UART0-TX DRQ
  - UART1-RX DRQ
  - UART1-TX DRQ
  - SPI1-RX DRQ
  - SPI1-TX DRQ
  - LCD DRQ
  - Baseband DRQ
  - modem DRQ (RF-TX debug)
  - RF-ADC DRQ (modem debug)
  - modem-TX DRQ (modem debug)
- Each channel can send two interrupts to the CPU on completion of certain operational events as following:
  - DMA4HFIP
  - DMA3HFIP
  - DMA2HFIP
  - DMA1HFIP
  - DMA0HFIP
  - DMA4TCIP
  - DMA3TCIP
  - DMA2TCIP
  - DMA1TCIP
  - DMA0TCIP
- Transmission width includes 8-bit, 16-bit, 24-bitand 32-bit, which is determined by DMA transmission type as following:
  - 8-bit: UART
  - 16-bit: ADC, DAC, I2S,LCD
  - 24-bit: I2S tx/rx
  - 32-bit: memory, BT-baseband, BT-modem, SD/MMC/SD1 and SPI1

## 5.2 Memory and Peripheral Access Description

#### 5.2.1 DMA channel priority

The DMA can access the memory block, once the DMA obtains a highest priority and the DMA channel



occupies the DMA bus according to the following internal priority table of DMA channels. The possible combinations of priority of each DMA channel are listed below:

	Table 5-1 Priority of	Each DMA Channe	el
rity0 x0	Delevited ed		

Priority	Priority0 x0 (High Priority)	Priority1 x1	Priority2 x2	Priority3 x3	Priority3 x4 (Low priority)
0	DMA0	DMA1	DMA2	DMA3	DMA4
1	DMA1	DMA0	DMA2	DMA3	DMA4
2	DMA2	DMA0	DMA1	DMA3	DMA4
3	DMA3	DMA0	DMA1	DMA2	DMA4
4	DMA4	DMA0	DMA1	DMA2	DMA3

# 5.3 DMA Register List

#### Table 5-2 DMA Control Group Base Address

Name	Physical Base Address	KSEG1 Base Address
DMAController	0xC00C0000	0xC00C0000

#### Table 5-3 DMA Controller Register List

Offset	Register Name	Description
0x0000000	DMAPRIORITY	DMA priority register
0x0000004	DMAIP	DMA interrupt pending register
0x0000008	DMAIE	DMA interrupt enable register
0x0000010	DMA0CTL	DMA0 control register
0x0000014	DMA0SADDR	DMA0 source address register
0x0000018	DMA0DADDR	DMA0 destination address register
0x000001c	DMAOFRAMELEN	DMA0 frame length register
0x0000020	DMA1CTL	DMA1 control register
0x0000024	DMA1SADDR	DMA1 source address register
0x0000028	DMA1DADDR	DMA1 destination address register
0x0000002c	DMA1FRAMELEN	DMA1 frame length register
0x0000030	DMA2CTL	DMA2 control register
0x00000034	DMA2SADDR	DMA2 source address register
0x0000038	DMA2DADDR	DMA2 destination address register
0x000003c	DMA2FRAMELEN	DMA2 frame length register
0x00000040	DMA3CTL	DMA3 control register
0x00000044	DMA3SADDR	DMA3 source address register
0x00000048	DMA3DADDR	DMA3 destination address register
0x0000004c	DMA3FRAMELEN	DMA3 frame length register
0x0000050	DMA4CTL	DMA4 control register
0x00000054	DMA4SADDR	DMA4 source address register
0x0000058	DMA4DADDR	DMA4 destination address register
0x0000005c	DMA4FRAMELEN	DMA4 frame length register
0x00000100	DMA0RemainFrameLen	DMA0 Remain Frame Length Register
0x00000104	DMA1RemainFrameLen	DMA0 Remain Frame Length Register
0x00000108	DMA2RemainFrameLen	DMA0 Remain Frame Length Register
0x0000010c	DMA3RemainFrameLen	DMA0 Remain Frame Length Register
0x00000110	DMA4RemainFrameLen	DMA0 Remain Frame Length Register



# 5.4 DMA Register Description

### 5.4.1 DMAPRIORITY

DMAPRIORITY	(DIMA Priority Register,	offset = 0x0000000)

Bit(s)	Name	Description	Access	Reset
31:3	Reserved	Reserved	R	х
2:0	PRIORITYTAB	DMA Priority table :	R/W	0x0
		3'd0 : DMA0>DMA1>DMA2>DMA3> DMA4		
		3'd1 : DMA1>DMA0>DMA2>DMA3> DMA4		
		3'd2 : DMA2>DMA0>DMA1>DMA3> DMA4		
		3'd3 : DMA3>DMA0>DMA1>DMA2> DMA4		
		3'd3 : DMA4>DMA0>DMA1>DMA2> DMA3		
		Other: DMA0>DMA1>DMA2>DMA3>		
		DMA4		

#### 5.4.2 DMAIP

DMAIP (DMA Interrupt Pending Register, offset = 0x00000004)

Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	x
12	DMA4HFIP	DMA4 Half Transmission IRQ Pending	RW	0x0
		This bit can be written '1' to clear. <sup>(1)</sup>		
11	DMA3HFIP	DMA3 Half Transmission IRQ Pending	RW	0x0
		This bit can be written '1' to clear. <sup>(1)</sup>		
10	DMA2HFIP	DMA2 Half Transmission IRQ Pending	RW	0x0
		This bit can be written '1' to clear. <sup>(1)</sup>		
9	DMA1HFIP	DMA1 Half Transmission IRQ Pending	RW	0x0
		This bit can be written '1' to clear. <sup>(1)</sup>		
8	DMA0HFIP	DMA0 Half Transmission IRQ Pending	RW	0x0
		This bit can be written '1' to clear. <sup>(1)</sup>		
7:5	Reserved	Reserved	R	х
4	DMA4TCIP	DMA4 Transmission Complete IRQ Pending	RW	0x0
		This bit can be written '1' to clear.		
3	DMA3TCIP	DMA3 Transmission Complete IRQ Pending	RW	0x0
		This bit can be written '1' to clear.		
2	DMA2TCIP	DMA2 Transmission Complete IRQ Pending	RW	0x0
		This bit can be written '1' to clear.		
1	DMA1TCIP	DMA1 Transmission Complete IRQ Pending	RW	0x0
		This bit can be written '1' to clear.		
0	DMA0TCIP	DMA0 Transmission Complete IRQ Pending	RW	0x0
		This bit can be written '1' to clear.		

#### 5.4.3 DMAIE

DMAIE (DMA Interrupt Enable Register, offset = 0x0000008)

Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	х
12			RW	0x0
		0: Disable Half Transmission Complete interrupt; 1: Enable Half Transmission Complete interrupt.		
11	DMA3HFIE	DMA3 Half Transmission Complete IRQ enable:	RW	0x0



		0: Disable Half Transmission Complete interrupt; 1: Enable Half Transmission Complete interrupt.		
10	DMA2HFIE	DMA2 Half Transmission Complete IRQ enable:	RW	0x0
		0: Disable Half Transmission Complete interrupt;		
		1: Enable Half Transmission Complete interrupt.		
9	DMA1HFIE	DMA1 Half Transmission Complete IRQ enable:	RW	0x0
		0: Disable Half Transmission Complete interrupt;		
		1: Enable Half Transmission Complete interrupt.		
8	DMA0HFIE	DMA0 Half Transmission Complete IRQ enable:	RW	0x0
		0: Disable Half Transmission Complete interrupt;		
		1: Enable Half Transmission Complete interrupt.		
7:5	Reserved	Reserved	R	х
4	DMA4TCIE	DMA4 Transmission Complete IRQ Enable:	RW	0x0
		0: disable DMA3 Transmission Complete interrupt		
		1: enable DMA3 Transmission Complete interrupt		
3	DMA3TCIE	DMA3 Transmission Complete IRQ Enable:	RW	0x0
		0: disable DMA3 Transmission Complete interrupt		
		1: enable DMA3 Transmission Complete interrupt		
2	DMA2TCIE	DMA2 Transmission Complete IRQ Enable:	RW	0x0
		0: disable DMA2 Transmission Complete interrupt		
		1: enable DMA2 Transmission Complete interrupt		
1	DMA1TCIE	DMA1 Transmission Complete IRQ Enable:	RW	0x0
		0: disable DMA1 Transmission Complete interrupt		
		1: enable DMA1 Transmission Complete interrupt		
0	DMA0TCIE	DMA0 Transmission Complete IRQ Enable:	RW	0x0
		0: disable DMA0 Transmission Complete interrupt		
		1: enable DMA0 Transmission Complete interrupt		

### 5.4.4 DMA0CTL

DMA0CTL (DI	MA0 control I	Register, offset =	0x00000010)
-------------	---------------	--------------------	-------------

Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	х
12	DATAWIDTH	The data width to write to DAC/I2S TX FIFO or read from I2S RX FIFO:	RW	0x0
		0: 16bit		
		1: 24bit		
		The data width to write to SPI1 TX FIFO or read		
		from SPI1 RX FIFO:		
		0: 8bit		
		1: 32bit		
11:8	DSTTYPE	Destination type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: modem debug FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: reserved		
		3'b0101: I2S TX/DAC FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: SD1 FIFO		
		4'b1000: UART1 TX FIFO		
		4'b1001: SPI1 TX FIFO		
		4'b1010: reserved		
		4'b1011: reserved		



		4'b1100: LCD FIFO		
		4'b1101: SPIO TX FIFO		
		Other: reserved		
7:4	SRCTYPE	Source type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: reserved		
		4'b0011: UARTO RX FIFO		
		4'b0100: modem debug FIFO		
		4'b0101: ADC FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: SD1 FIFO		
		4'b1000: UART1 RX FIFO		
		4'b1001: SPI1 RX FIFO		
		4'b1010: I2S RX FIFO		
		4'b1011: reserved		
		4'b1100: reserved		
		4'b1101: SPIO RX FIFO		
		Other: reserved	-	
3:2	Reserved	Reserved	R	x
1	RELOAD	Reload the DMA controller registers and start		0x0
		DMA transmission after current DMA		
		transmission is complete:		
		0: disable reload mode 1: enable reload mode		
0	DMA0START		RW	0.0
0	DIVIAUSTART	DMA0 start bit:		0x0
		A low-to-high conversion of this bit will lead to load source address, destination address,		
		destination step size, source step size, transfer		
		type, burst length, DRQ type, and data width to		
		the DMA controller. This bit will be automatically		
		cleared by the DMA0 controller if the DMA0		
	_	transmission is complete or DMA0 transmission		
		error occurs.		
		This bit can be written '0' to abort DMA0		
		transmission.		
			1	1

# 5.4.5 DMA0SADDR

DMA0SADDR (DMA0 Source Address Register, offset = 0x00000014)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0	DMA0SADDR	The source address of DMA0 transmission.	RW	0x0
		The bit[0] is no effect if data width is 16-bit.		
		The bit[10] is no effect if data width is 32-bit.		

### 5.4.6 DMA0DADDR

DMA0DADDR (DMA0 Destination Address Register, offset = 0x00000018)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0		The destination address of DMA0 transmission. The bit[0] is no effect if data width is 16-bit. The bit[10] is no effect if data width is 32-bit.	RW	0x0



## 5.4.7 DMA0FRAMELEN

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	Reserved	R	х
17:0	DMA0FRAME LEN	The frame length of DMA0 transmission. If DSTTYPE is LCD/I2S-TX/DAC/SPI <b>/modem FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is LCD/ADC/SPI/ <b>RF-ADC FIFO/</b> <b>modem-TX FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA0FrameLen is equal to the number of bytes transferred by DMA.		0x0

# 5.4.8 DMA1CTL

	DNAA1 control Degister offect - 0v00000000	
DIVIATCIL	DMA1 control Register, offset = 0x0000020)	

		transierreu by DiviA.		
	DMA1CT			
DMA1C	TL (DMA1 cont	rol Register, offset = 0x0000020)		
Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	х
12	DATAWIDTH	The data width to write to DAC/I2S TX FIFO or	RW	0x0
		read from I2S RX FIFO:		
		0: 16bit		
		1: 24bit		
		The data width to write to SPI1 TX FIFO or read		
		from SPI1 RX FIFO:		
		0: 8bit		
		1: 32bit		
11:8	DSTTYPE	Destination type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: modem debug FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: reserved		
		3'b0101: I2S TX/DAC FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: SD1 FIFO		
		4'b1000: UART1 TX FIFO		
		4'b1001: SPI1 TX FIFO		
		4'b1010: reserved		
		4'b1011: reserved		
		4'b1100: LCD FIFO		
		4'b1101: SPIO TX FIFO		
		Other: reserved		
7:4	SRCTYPE	Source type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: reserved		
		4'b0011: UARTO RX FIFO		
		4'b0100: modem debug FIFO		
		4'b0101: ADC FIFO		
		4'b0110: SD/MMC FIFO		



		4'b0111: SD1 FIFO			
		4'b1000: UART1 RX FIFO			
		4'b1001: SPI1 RX FIFO			
		4'b1010: I2S RX FIFO			
		4'b1011: reserved			
		4'b1100: reserved			
		4'b1101: SPIO RX FIFO			
		Other: reserved			
3:2	Reserved	Reserved	R	х	1
1	RELOAD	Reload the DMA controller registers and start	RW	0x0	
		DMA transmission after current DMA			
		transmission is complete:			
		0: disable reload mode			
		1: enable reload mode			
0	DMA1START	DMA1 start bit:	RW	0x0	
		A low-to-high conversion of this bit will lead to			
		load source address, destination address,			
		destination step size, source step size, transfer			
		type, burst length, DRQ type, and data width to			
		the DMA controller. This bit will be automatically			
		cleared by the DMA0 controller if the DMA0			
		transmission is complete or DMA0 transmission			
		error occurs.			
		This bit can be written '0' to abort DMA0			
		transmission.			
L			1	1	1

#### 5.4.9 DMA1SADDR

DMA1SADDR (DMA1 Source Address Register, offset = 0x0000024)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0		The source address of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[10] is no effect if data width is 32-bit.	RW	0x0

# 5.4.10 DMA1DADDR

DMA1DADDR (DMA1 Destination Address Register, offset = 0x0000028)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0		The destination address of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[10] is no effect if data width is 32-bit.	RW	0x0

# 5.4.11 DMA1FRAMELEN

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	Reserved	R	х
17:0				0x0
	LEN	If DSTTYPE is LCD/I2S-TX/DAC/SPI /modem FIFO,		
		the value of DMA0FrameLen is equal to the times		



that DMA writes FIFO.
If SRCTYPE is LCD/ADC/SPI/ <b>RF-ADC FIFO/</b>
modem-TX FIFO, the value of DMA0FrameLen is
equal to the times that DMA reads FIFO.
If other DSTTYPE or SRCTYPE, the value of
DMA0FrameLen is equal to the number of bytes
transferred by DMA.

### 5.4.12 DMA2CTL

Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	x
12	DATAWIDTH	The data width to write to DAC/I2S TX FIFO or	RW	0x0
		read from I2S RX FIFO:		
		0: 16bit		
		1: 24bit		
		The data width to write to SPI1 TX FIFO or read		
		from SPI1 RX FIFO:		
		0: 8bit		
		1: 32bit		
11:8	DSTTYPE	Destination type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: modem debug FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: reserved		
		3'b0101: I2S TX/DAC FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: SD1 FIFO		
		4'b1000: UART1 TX FIFO		
		4'b1001: SPI1 TX FIFO		
		4'b1010: reserved		
		4'b1011: reserved		
		4'b1100: LCD FIFO		
		4'b1101: SPIO TX FIFO		
		Other: reserved		
7:4	SRCTYPE	Source type:	RW	0x0
		4'b0000: memory		
		4'b0001: baseband ram		
		4'b0010: reserved		
		4'b0011: UARTO RX FIFO		
		4'b0100: modem debug FIFO		
		4'b0101: ADC FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: SD1 FIFO		
		4'b1000: UART1 RX FIFO		
		4'b1001: SPI1 RX FIFO		
		4'b1010: I2S RX FIFO		
		4'b1011: reserved		
		4'b1100: reserved		
		4'b1101: SPIO RX FIFO		
		Other: reserved		
3:2	Reserved	Reserved	R	x



1	RELOAD	Reload the DMA controller registers and start DMA transmission after current DMA transmission is complete: 0: disable reload mode 1: enable reload mode	0x0
0	DMA2START	DMA2 start bit: A low-to-high conversion of this bit will lead to load source address, destination address, destination step size, source step size, transfer type, burst length, DRQ type, and data width to the DMA controller. This bit will be automatically cleared by the DMA0 controller if the DMA0 transmission is complete or DMA0 transmission error occurs. This bit can be written '0' to abort DMA0 transmission.	0x0

#### 5.4.13 DMA2SADDR

DMA2SADDR (DMA2 Source Address Register, offset = 0x00000034)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0		The source address of DMA2 transmission. The bit[0] is no effect if data width is 16-bit. The bit[10] is no effect if data width is 32-bit.	RW	0x0

### 5.4.14 DMA2DADDR

DMA2DADDR	(DMA2 Destination A	Address Register.	offset = 0x00000038)
	Divin 2 Destination /	auress negister,	011301 0/0000000000

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0			RW	0x0
		The bit[0] is no effect if data width is 16-bit.		
		The bit[10] is no effect if data width is 32-bit.		

# 5.4.15 DMA2FRAMELEN

DMA2FRAMELEN (DMA2 Frame Length Register, offset = 0x0000003c)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	Reserved	R	х
17:0		The frame length of DMA0 transmission. If DSTTYPE is LCD/I2S-TX/DAC/SPI <b>/modem FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is LCD/ADC/SPI/ <b>RF-ADC FIFO/</b> <b>modem-TX FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA0FrameLen is equal to the number of bytes transferred by DMA.		0x0

### 5.4.16 DMA3CTL

DMA3CTL (DMA3 control Register, offset = 0x00000040)



Bit(s)	Name	Description	Access	Reset	
31:13	Reserved	Reserved	R	х	
12	DATAWIDTH	The data width to write to DAC/I2S TX FIFO or	RW	0x0	
		read from I2S RX FIFO:			
		0: 16bit			
		1: 24bit			
		The data width to write to SPI1 TX FIFO or read			
		from SPI1 RX FIFO:			
		0: 8bit			
		1: 32bit			
11:8	DSTTYPE	Destination type:	RW	0x0	
		4'b0000: memory			
		4'b0001: baseband ram			
		4'b0010: modem debug FIFO			
		4'b0011: UARTO TX FIFO			
		4'b0100: reserved			
		3'b0101: I2S TX/DAC FIFO			
		4'b0110: SD/MMC FIFO			
		4'b0111: SD1 FIFO			
		4'b1000: UART1 TX FIFO			
		4'b1001: SPI1 TX FIFO			
		4'b1010: reserved			
		4'b1011: reserved			
		4'b1100: LCD FIFO			
		4'b1101: SPI0 TX FIFO			
		Other: reserved			
7:4	SRCTYPE	Source type:	RW	0x0	
		4'b0000: memory			
		4'b0001: baseband ram			
		4'b0010: reserved			
		4'b0011: UARTO RX FIFO			
		4'b0100: modem debug FIFO			
		4'b0101: ADC FIFO			
		4'b0110: SD/MMC FIFO			
		4'b0111: SD1 FIFO			
		4'b1000: UART1 RX FIFO			
		4'b1001: SPI1 RX FIFO			
		4'b1010: I2S RX FIFO			
		4'b1011: reserved			
		4'b1100: reserved			
		4'b1101: SPIO RX FIFO			
		Other: reserved			
3:2	Reserved	Reserved	R	х	
1	RELOAD	Reload the DMA controller registers and start		0x0	
		DMA transmission after current DMA			
		transmission is complete:			
		0: disable reload mode			
		1: enable reload mode			
0	DMA3START	DMA3 start bit:	RW	0x0	
		A low-to-high conversion of this bit will lead to			
		load source address, destination address,			
		destination step size, source step size, transfer			
		type, burst length, DRQ type, and data width to			
		the DMA controller. This bit will be automatically			J



cleared by the DMA0 controller if the DMA0 transmission is complete or DMA0 transmission	
error occurs. This bit can be written '0' to abort DMA0 transmission.	

### 5.4.17 DMA3SADDR

DMA3SADDR (DMA3 Source Address Register,	offset = 0x00000044)
DIVINUSSADDIN (DIVINUS SOURCE Address Register,	0113C1 = 0.000000++j

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0	DMA3SADDR	The source address of DMA3 transmission.	RW	0x0
		The bit[0] is no effect if data width is 16-bit.		
		The bit[10] is no effect if data width is 32-bit.		

## 5.4.18 DMA3DADDR

Bit(s)	Name	Description		Access	Reset
31:19	Reserved	Reserved		R	x
18:0		The destination address The bit[0] is no effect if d The bit[10] is no effect i	ata width is 16-bit.	RW	0x0

# 5.4.19 DMA3FRAMELEN

DMA3FRAMFLEN	(DMA3 Frame Length	Register	offset = 0x000004c)
DIVIDUOTIO	Divis i func Lenge		

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	Reserved	R	х
17:0		The frame length of DMA0 transmission. If DSTTYPE is LCD/I2S-TX/DAC/SPI <b>/modem FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is LCD/ADC/SPI/ <b>RF-ADC FIFO/</b> <b>modem-TX FIFO</b> , the value of DMA0FrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA0FrameLen is equal to the number of bytes transferred by DMA.		0x0

# 5.4.20 DMA4CTL

DMA4CTL (	DMA4 control Regis	ster, offset = 0x00000050)	
-----------	--------------------	----------------------------	--

Bit(s)	Name	Description	Access	Reset
31:13	Reserved	Reserved	R	х
12		The data width to write to DAC/I2S TX FIFO or read from I2S RX FIFO: 0: 16bit 1: 24bit The data width to write to SPI1 TX FIFO or read from SPI1 RX FIFO: 0: 8bit 1: 32bit		0x0



11:8	DSTTYPE	Destination type: 4'b0000: memory	RW	0x0	
		4'b0001: baseband ram			
		4'b0010: modem debug FIFO			
		4'b0011: UARTO TX FIFO			
		4'b0100: reserved			
		3'b0101: I2S TX/DAC FIFO			
		4'b0110: SD/MMC FIFO			
		4'b0111: SD1 FIFO			
		4'b1000: UART1 TX FIFO			
		4'b1001: SPI1 TX FIFO			
		4'b1010: reserved			
		4'b1011: reserved			
		4'b1100: LCD FIFO			
		4'b1101: SPI0 TX FIFO			
		Other: reserved			
7:4	SRCTYPE	Source type:	RW	0x0	
7.4	SNCTTFL	4'b0000: memory		0.00	
		4'b0001: baseband ram			
		4'b0010: reserved			
		4'b0011: UARTO RX FIFO			
		4'b0100: modem debug FIFO			
		4'b0101: ADC FIFO			
		4'b0101: ADC FIFO 4'b0110: SD/MMC FIFO			
		4'b0110: SD1 FIFO 4'b0111: SD1 FIFO			
		4'b111. 3D1 FIFO 4'b1000: UART1 RX FIFO			
		4'b1001: SPI1 RX FIFO			
		4'b1010: I2S RX FIFO			
		4'b1011: reserved			
		4'b1100: reserved			
		4'b1101: SPI0 RX FIFO			
		Other: reserved			
2.7	Percented	Reserved	R	v	
3:2 1	Reserved			X	
T	RELOAD	Reload the DMA controller registers and start DMA transmission after current DMA		0x0	
		transmission is complete: 0: disable reload mode			
0		1: enable reload mode	D\A/	0.0	
0	DMA4START	DMA4 start bit:	RW	0x0	
		A low-to-high conversion of this bit will lead to			
		load source address, destination address,			
		destination step size, source step size, transfer			
		type, burst length, DRQ type, and data width to			
		the DMA controller. This bit will be automatically			
		cleared by the DMA0 controller if the DMA0			
		transmission is complete or DMA0 transmission			
		error occurs.			
		This bit can be written '0' to abort DMA0			
		transmission.			

#### 5.4.21 DMA4SADDR

DMA4SADDR (DMA4 Source Address Register, offset = 0x00000054)

Bit(s)	Name	Description	Access	Reset
--------	------	-------------	--------	-------



31:19	Reserved	Reserved	R	х
18:0	DMA4SADDR	The source address of DMA4 transmission.	RW	0x0
		The bit[0] is no effect if data width is 16-bit.		
		The bit[10] is no effect if data width is 32-bit.		

### 5.4.22 DMA4DADDR

DMA4DADDR (DMA4 Destination Address Register 0, offset = 0x00000058)

Bit(s)	Name	Description	Access	Reset
31:19	Reserved	Reserved	R	х
18:0	DMA4DADDR	The destination address of DMA4 transmission.	RW	0x0
		The bit[0] is no effect if data width is 16-bit.		
		The bit[10] is no effect if data width is 32-bit.		

### 5.4.23 DMA4FRAMELEN

DMA4FRAMELEN (DMA4 Frame Length Register, offset = 0x0000005c)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	Reserved	R	х
17:0	DMA4FRAME	The frame length of DMA0 transmission.	RW	0x0
	LEN	If DSTTYPE is LCD/I2S-TX/DAC/SPI /modem FIFO,		
		the value of DMA0FrameLen is equal to the times		
		that DMA writes FIFO.		
		If SRCTYPE is LCD/ADC/SPI/RF-ADC FIFO/		
		modem-TX FIFO, the value of DMA0FrameLen is		
		equal to the times that DMA reads FIFO.		
		If other DSTTYPE or SRCTYPE, the value of		
		DMA0FrameLen is equal to the number of bytes		
		transferred by DMA.		

#### 5.4.24 DMA0RemainFrameLen

DMA0RemainFrameLen (DMA0 Remain Frame Length Register, offset = 0x00000100)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	-	-	-
17:0	FrameLen	The remain frame length of DMA0 transmission. If DSTTYPE is I2S TX (DAC) FIFO or ASRC TX FIFO or PCM TX FIFO or LCD FIFO, the value of DMA0RemainFrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is I2S RX (ADC) FIFO or ASRC RX FIFO or PCM RX FIFO, the value of DMA0RemainFrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA0RemainFrameLen is equal to the number of bytes transferred by DMA.		0x0

#### 5.4.25 DMA1RemainFrameLen

DMA1RemainFrameLen (DMA1 Remain Frame Length Register, offset = 0x00000104)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	-	-	-



17:0	DMA1Remain	The remain frame length of DMA1 transmission.	RW	0x0	
	FrameLen	If DSTTYPE is I2S TX (DAC) FIFO or ASRC TX FIFO or			
		PCM TX FIFO or LCD FIFO, the value of			
		DMA1RemainFrameLen is equal to the times that			
		DMA writes FIFO.			
		If SRCTYPE is I2S RX (ADC) FIFO or ASRC RX FIFO			
		or PCM RX FIFO, the value of			
		DMA1RemainFrameLen is equal to the times that			
		DMA reads FIFO.			
		If other DSTTYPE or SRCTYPE, the value of			
		DMA1RemainFrameLen is equal to the number of			
		bytes transferred by DMA.			

### 5.4.26 DMA2RemainFrameLen

DMA2RemainFrameLen (DMA2 Remain Frame Length Register, offset = 0x00000108)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved	-	-	-
17:0		The remain frame length of DMA2 transmission. If DSTTYPE is I2S TX (DAC) FIFO or ASRC TX FIFO or PCM TX FIFO or LCD FIFO, the value of DMA2RemainFrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is I2S RX (ADC) FIFO or ASRC RX FIFO or PCM RX FIFO, the value of DMA2RemainFrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA2RemainFrameLen is equal to the number of bytes transferred by DMA.		0x0

# 5.4.27 DMA3RemainFrameLen

DMA3RemainFrameLen (DMA3 Remain Frame Length Register, offset = 0x0000010c)

Bit(s)	Name	Description	Access	Reset
31:18	Reserved		-	-
17:0	FrameLen	The remain frame length of DMA3 transmission. If DSTTYPE is I2S TX (DAC) FIFO or ASRC TX FIFO or PCM TX FIFO or LCD FIFO, the value of DMA3RemainFrameLen is equal to the times that DMA writes FIFO. If SRCTYPE is I2S RX (ADC) FIFO or ASRC RX FIFO or PCM RX FIFO, the value of DMA3RemainFrameLen is equal to the times that DMA reads FIFO. If other DSTTYPE or SRCTYPE, the value of DMA3RemainFrameLen is equal to the number of bytes transferred by DMA.		0x0

#### 5.4.28 DMA4RemainFrameLen

DMA4RemainFrameLen (DMA4 Remain Frame Length Register, offset = 0x00000110)

Bit(s)	Name	Description		Access	Reset
31:18	Reserved	-		-	-



17:0	DMA4Remain	The remain frame length of DMA4 transmission.	RW	0x0	
	FrameLen	IF DSTTYPE is I2S TX (DAC) FIFO or ASRC TX FIFO or			
		PCM TX FIFO or LCD FIFO, the value of			
		DMA4RemainFrameLen is equal to the times that			
		DMA writes FIFO.			
		If SRCTYPE is I2S RX (ADC) FIFO or ASRC RX FIFO			
		or PCM RX FIFO, the value of			
		DMA4RemainFrameLen is equal to the times that			
		DMA reads FIFO.			
		If other DSTTYPE or SRCTYPE, the value of			
		DMA4RemainFrameLen is equal to the number of			
		bytes transferred by DMA.			

# 6 PMU

# 6.1 Features

The ATS2819 integrates a comprehensive power supply system, including the following features:

- Supports Li-lon battery power supply with battery insert wake up and fully charged wakeup.
- Supports power on button & reset button.
- Supports 1\*WIO which can used for charging detection.
- Supports alarm wake up.
- Standby current 45uA (typical).
- 10bit A/D converters for Battery voltage monitor, and wire-controller.
- Linear regulators output SVCC, VCC and AVCC.

# 6.2 Module Description

# 6.2.1 Linear Regulators

The ATS2819 integrates multiple linear regulators; they generate SVCC, VCC and AVCC.

# 6.2.1.1 Regulators Accurate and Maximum Output Current

The output voltages are precisely within ±2%. Table below shows data of maximum output current. **Table 6-1 Regulators Maximum Output Current** 

LDO	Default Output Voltage (V)	capacitance	Load Capacity (mA)
SVCC	3.1	1UF	10
VCC	3.1	1~10UF	300
AVCC	2.95	1~10UF	40
VDD	1.2	CAPLESS	60

# 6.2.2 A/D Converters

ATS2819 integrates one 10-bit SRADC module which can be separated to 12 channels, one channel used to sample battery voltage called BATADC, one channel used to sample AVCC voltage called AVCCADC, the other 10 channels used to sample external analog inputs called LRADC.

The ADC sample rate can set to be 2/4/8KHz by setting the LRADC Controller Clock Divisor. The input



range of BATADC is 0 to 4.8V. The input range of AVCCADC and LRADC is 0 to 3V. The reference voltage is 1.5V. LRADC1 can use internal 100K pull up resistor. The 100K resistor precision will be 2% after trimming.

# 6.2.3 WIO Wake Up

ATS2819 supports wake up from standby by 1 WIO: WIO0 with High level, low level, rising edge or falling edge signal. It's also can used as SIO, the Maximum frequency can no more than 10KHz.

# 6.3 Register List

Table 6-2 PMU block base address			
Name	Physical Base Address	KSEG1 Base Address	
PMU	0xc0020000	0xc0020000	

Offset	Register Name	Description
0x00	VOUT_CTL	VCC/VDD/AVCC/AVDD voltage set Register
0x04	PMUADC_CTL	PMU ADC enable Register
0x08	BATADC_DATA	BATADC data Register
0x10	LRADC1_DATA	LRADC1 data Register
0x14	LRADC2_DATA	LRADC2 data Register
0x18	LRADC3_DATA	LRADC3 data Register
0x1C	LRADC4_DATA	LRADC4 data Register
0x20	LRADC5_DATA	LRADC5data Register
0x24	LRADC6_DATA	LRADC6 data Register
0x28	LRADC7_DATA	LRADC7 data Register
0x2C	LRADC8_DATA	LRADC8 data Register
0x30	LRADC9_DATA	LRADC9 data Register
0x34	LRADC10_DATA	LRADC10 data Register
0x44	POWER_CTL	Power on/off control Register
0x4c	WKEN_CTL	Wake up source select Register
0x50	WAKE_PD	Wake up source pending Register
0x54	ONOFF_KEY	On/off Key control Register

#### Table 6-3 PMU Block Configuration Registers List

# 6.4 Register Description

# 6.4.1 VOUT\_CTL

Voltage s	Voltage set register (VDD) offset:0x00					
Bit(s)	Name	Description	R/W	Reset		
31:20	-	Reserved for analog future use	R/W	Х		
19	SEG_DISP_VCC_EN	SEG LCD power control 0: disable 1: enable	R/W	0		
18	SEG_LED_EN	SEG LED power control	R/W	0		



		0: disable		
		1: enable		
17:0	-	Forbidden to be operated	R/W	0x30c48

# 6.4.2 PMUADC\_CTL

PMUAD	Control Register	offset:0x04		
Bit(s)	Name	Description	R/W	Reset
31:12	-	RESERVED	R	0
		LRADC10 enable.		
11	LRADC10_EN	0: Disable	R/W	0
		1: Enable		
		LRADC9 enable.		
10	LRADC9_EN	0: Disable	R/W	0
		1: Enable		
		LRADC8 enable.		
9	LRADC8_EN	0: Disable	R/W	0
		1: Enable		
		LRADC7 enable.		
8	LRADC7_EN	0: Disable	R/W	0
		1: Enable		
		LRADC6 enable.		
7	LRADC6_EN	0: Disable	R/W	0
		1: Enable		
		LRADC5 enable.		
6	LRADC5_EN	0: Disable	R/W	0
		1: Enable		
		LRADC4 enable.		
5	LRADC4_EN	0: Disable	R/W	0
		1: Enable		
		LRADC3 enable.		
4	LRADC3_EN	0: Disable	R/W	0
		1: Enable		
		LRADC2 enable.		
3	LRADC2_EN	0: Disable	R/W	0
		1: Enable		
		LRADC1 enable.		
2	LRADC1_EN	0: Disable	R/W	1
		1: Enable		
1	-	RESERVED	R/W	1
		BATADC enable		
0	BATADC_EN	0: Disable	R/W	1
		1: Enable		

# 6.4.3 BATADC\_DATA

BATADC	ATADC DATA Register Offset=0x08				
Bit(s)	Name	Description	R/W	Reset	
31:10	-	RESERVED	R	0	
9:0	BATADC	10-bit data, used to indicate Battery voltage. Input voltage range is:0~4.8V	R	хх	



## 6.4.4 LRADC1\_DATA

LRADC1	LRADC1 DATA Register Offset=0x10					
Bit(s)	Name	Description	R/W	Reset		
31:10	-	RESERVED	R	0		
9:0	LRADC1	10-bit data, used to indicate external analog channel 0 voltage	R	хх		

### 6.4.5 LRADC2\_DATA

LRADC2	LRADC2 DATA Register Offset=0x14					
Bit(s)	Name	Description	R/W	Reset		
31:10	-	RESERVED	R	0		
9:0	LRADC2	10-bit data, used to indicate external analog channel 1 voltage	R	хх		

## 6.4.6 LRADC3\_DATA

LRADC3	DATA Register Of	fset=0x18		
Bit(s)	Name	Description	R/W	Reset
31:10	-	RESERVED	R	0
9:0	LRADC3	10-bit data, used to indicate external analog channel 2 voltage	R	хх

# 6.4.7 LRADC4\_DATA

LRADC4	LRADC4 DATA Register Offset=0x1C					
Bit(s)	Name	Description	R/W	Reset		
31:10	-	RESERVED	R	0		
9:0	LRADC4	10-bit data, used to indicate external analog channel 3 voltage	R	хх		

# 6.4.8 LRADC5\_DATA

LRADC5	LRADC5 DATA Register Offset=0x20					
Bit(s)	Name	Description	R/W	Reset		
31:10	-	RESERVED	R	0		
9:0	LRADC5	10-bit data, used to indicate external analog channel 5 voltage	R	хх		

# 6.4.9 LRADC6\_DATA

LRADC6	LRADC6 DATA Register Offset=0x24						
Bit(s)	Name	Description	R/W	Reset			
31:10	-	RESERVED	R	0			
9:0	LRADC6	10-bit data, used to indicate external analog channel 6 voltage	R	хх			

# 6.4.10 LRADC7\_DATA

LRADC7 DATA Register Offset=0x28



Bit(s)	Name	Description	R/W	Reset
31:10	-	RESERVED	R	0
9:0	LRADC7	10-bit data, used to indicate external analog channel 7 voltage	R	хх

# 6.4.11 LRADC8\_DATA

LRADC8	DATA Register O	ffset=0x2C		
Bit(s)	Name	Description	R/W	Reset
31:10	-	RESERVED	R	0
9:0	LRADC8	10-bit data, used to indicate external analog channel 8 voltage	R	хх

# 6.4.12 LRADC9\_DATA

LRADC9	DATA Register Of	fset=0x30		
Bit(s)	Name	Description	R/W	Reset
31:10	-	RESERVED	R	0
9:0	LRADC9	10-bit data, used to indicate external analog channel 9 voltage	R	хх

# 6.4.13 LRADC10\_DATA

LRADC10	LRADC10 DATA Register Offset=0x34					
Bit(s)	Name	Description	R/W	Reset		
31:10	-	RESERVED	R	0		
9:0	LRADC10	10-bit data, used to indicate external analog channel 10 voltage	R	хх		

# 6.4.14 POWER\_CTL

Power on/off Control Register (RTCVDD)	Offset = 0x44	default:0x1
----------------------------------------	---------------	-------------

Bit(s)	Name	Description	R/W	Reset
31:1	-	Reserved	R	Х
0	EN_S1	0: power off 1: power on	R/W	1

# 6.4.15 WKEN\_CTL

Wake up source enable register Offset = 0x4C

Bit(s)	Name	Description	R/W	Reset
31:12	-	Reserved	R	0
19:18	-	Reserved	R/W	0
17:16	WIO0_WKDIR	WIOO wake up type: 00: High level 01: Low level 10: rising edge 11: falling edge	R/W	0
15:8	-	Reserved for future use	R/W	0
7	-	Reserved	R/W	0
6	WIO0_WKEN	WIOO wake up control: 0: disable	R/W	0



		1: enable		
		ALARM wake up control:		
5	ALARM_WKEN	0: disable	R/W	1
		1: enable		
		Battery insertion wake up control:		
4	BAT_WKEN	0: disable	R/W	1
		1: enable		
		BAT>4.3V wake up control:		
3	UVLO_WKEN	0: disable	R/W	1
		1: enable		
		Reset key wake up enable:		
2	RESET_WKEN	0: disable	R/W	1
		1: enable		
		Onoff key short press wake up enable:		
1	SHORT_WKEN	0: disable	R/W	0
		1: enable		
		Onoff key long press wake up enable:		
0	LONG_WKEN	0: disable	R/W	1
		1: enable		

# 6.4.16 WAKE\_PD

Wake up source pending register Offset = 0x50						
Bit(s)	Name	Description	R/W	Reset		
31:8	-	Reserved	R	Х		
7	-	Reserved	R/W	0		
6	WIO0_PD	WIO0 wake up pending: 0: noWIO0 wake up 1: WIO0 wake up	R/W	0		
5	ALARM_PD	ALARM wake up pending: 0: no ALARM wake up 1: ALARM wake up	R/W	0		
4	BATIN_PD	Battery insertion wake up pending bit: 0: no battery insertion wake up 1: battery insertion wake up	R/W	0		
3	UVLO_PD	BAT>4.3V wake up pending: 0: no BAT>4.3V wake up 1: BAT>4.3V wake up	R/W	0		
2	RESET_PD	Reset key press pending: 0: no reset key pressed 1: reset key pressed Write 1 to clear to 0	R/W	0		
1	ONOFF_PD	ONOFF wake up pending bit: 0: no ONOFF wake up 1: ONOFF wake up Write 1 to clear to 0	R/W	0		
0	LONG_ONOFF	Long press onoff key pending bit: 0: no long press on play key 1: long press on play key Write 1 to clear to 0	R/W	0		



# 6.4.17 ONOFF\_KEY

ONOFF key control & detect register Offset = 0x54

Bit(s)	Name	Description	R/W	Reset
31:11	-	Reserved	R	Х
10	RESTART_SET	RESET key function setting: 0: reset vdd domain register, generate pending 1: restart, press reset and enter standby, key uplift will wake up and enter active	RW	0
9:7	ONOFF_PRESS_TIME	ONOFF key time setting: 000: 50ms < t < 0.125s, short press; $t \ge 0.125s$ , long press; 001: 50ms < t < 0.25s, short press; $t \ge 0.25s$ , long press; 010: 50ms < t < 0.5s, short press; $t \ge 0.5s$ , long press; 011: 50ms < t < 1s, short press; $t \ge 1s$ , long press; 100: 50ms < t < 1.5s, short press; $t \ge 2s$ , long press; 101: 50ms < t < 2s, short press; $t \ge 2s$ , long press; 110: 50ms < t < 3s, short press; $t \ge 3s$ , long press; 111: 50ms < t < 4s, short press; $t \ge 4s$ , long press;	RW	001
6	ONOFF_RST_EN	ONOFF long press reset function: 0: disable 1: enable	RW	1
5:4	ONOFF_RST_T_SEL	Long press ONOFF key send reset signal, time selection: 00: 8s 01: 12s 10: 16s 11: 24s	R/W	00
3:2		Reserved	R	Х
1	ONOFF_PRESS_1	RESET/RESTART key pressed or not: 0: RESET key not pressed down 1: RESET key pressed down	R	0
0	ONOFF_PRESS_0	ONOFF key pressed or not: 0: ONOFF key not pressed down 1: ONOFF key pressed down	R	0



# 7 Audio

- Built-in stereo 16-bit input sigma-delta DACs, SNR>93dB, SNR (A-Weighting)>96dB, THD+N < -80dB, THD+N (A-Weighting) < -81dB @0dBFS output amplitude</li>
- Built-in stereo 16-bit input sigma-delta ADC, SNR>87dB, SNR(A-Weighting)>89dB, THD+N < -80dB, THD+N(A-Weighting)<-82dB @PA 1.6Vpp output</li>
- DAC supports sample rate of 8k/11.025k/12k/16k/22.05k/24k/32k/44.1k/48kHz
- PA Support non-direct or direct drive output.
- ADC supports sample rate of 8k/11.025k/12k/16k/22.05k/24k/32k/44.1k/48kHz
- Supports two single-ended Analog microphone or one DMIC
- Supports two stereo AUX IN sharing two ADC
- I2S TX&RX support master and slave mode separately, and support sample rate of 192k/96k/48k/44.1k/32k/24k/22.05k/16k/12k/11.025k/8k

# 8 UI

# 8.1 SEG LCD/LED controller

### 8.1.1 Features

- Support 7/8 pin COM and SEG Matrix LED Driver
- Support LED segment analog constant current configuration
- Support HOSC/LOSC for clock source

### 8.1.2 Register List

#### Table 8-1SEG\_SREEN Registers Address

Name	Physical Base Address	KSEG1 Base Address
SEG_SCREEN	0xc019_0000	0xc0190000

#### Table 8-2 CMU Controller Registers

Offset	Register Name	Description
0x0000	SEG_DISP_CTL	Seg LCD control register
0x0004	SEG_DISP_DATA0	Seg LCD data register0
0x0008	SEG_DISP_DATA1	Seg LCD data register1
0x000C	SEG_DISP_DATA2	Seg LCD data register2
0x0010	SEG_DISP_DATA3	Seg LCD data register3
0x0014	SEG_DISP_DATA4	Seg LCD data register4
0x0018	SEG_DISP_DATA5	Seg LCD data register5
0x001c	SEG_RC_EN	LED SEG Restrict Current Enable
0x0020	SEG_BIAS_EN	LED SEG Bias Current Enable





# 8.1.3 Register Description

# 8.1.3.1 SEG\_DISP\_CTL

Offset=0x0000

Seg-screen control register

Bits	Name	Description	Access	Reset
31:11	-	Reserved	R	0x0
10:8	LED_COM_DZ	Dead zone:The com of LED will got a "dead zone", this register define the width of the dead zone: 000b: no dead zone between LED COM Beats 001b: 1/32 of the LED COM beat will be dead zone 010b: 2/32 of the LED COM beat will be dead zone 011b: 3/32 of the LED COM beat will be dead zone 100b: 4/32 of the LED COM beat will be dead zone 101b: 5/32 of the LED COM beat will be dead zone 110b: 6/32 of the LED COM beat will be dead zone 110b: 6/32 of the LED COM beat will be dead zone	R/W	0x0
7	SEGOFF	Segment Off 0:Segment is always off 1:Segment value is according to LCD_DATA P.S. Only active in COM/SEG or Digit-LED Mode	R/W	0x0
6	-	Reserved	R	0x0
5	LCD_OUT_EN	LCD&LED pad output Enable select: 0: the pads of seg_LCD and LED will output "high_Z". 1: the pads of seg_LCD and LED output signal as it's timing.	R/W	0x0
4	REFRSH	Refresh LCD/LED Data 0:Hold Display, Display RAM_DATA buffer value 1:Update RAM _DATA buffer from RAM _DATA register When updating the value of LCD_DATA register, write "1" to this bit, the hardware will clear this bit when the LCD_DATA has been updated.		0x0
3:0	MODE_SEL	Mode Select 0000b: 3Com, 1/3 Bias SEG/COM LCD Frame-Invert 0001b: 3Com, 1/3 Bias SEG/COM LCD Row-Invert 0010b: 4Com, 1/3 Bias SEG/COM LCD Frame-Invert 0011b: 4Com, 1/3 Bias SEG/COM LCD Row-Invert 0100b: 5Com, 1/3 Bias SEG/COM LCD Frame-Invert 0101b: 5Com, 1/3 Bias SEG/COM LCD Row-Invert 0110b: 6Com, 1/3 Bias SEG/COM LCD Frame-Invert 0110b: 6Com, 1/3 Bias SEG/COM LCD Frame-Invert 0111b: 6Com, 1/3 Bias SEG/COM LCD Row-Invert 1000b: 4Com Digit-LED Common-Cathode Mode 1001b: 4Com Digit-LED Common-Cathode Mode 1010b: 8Com Digit-LED Common-Cathode Mode 1010b: 7Pin Matrix_LED Common-Cathode mode 1100b: 7Pin Matrix_LED Common-Cathode mode 1110b: 8Pin Matrix_LED Common-Cathode mode 1111b: 8Pin Matrix_LED Common-Cathode mode	R/W	0x0



Offset=0x0004

Seg-screen data register0

Bits	Name	Description	Access	Reset
21.74	DICD DATAO DVTE2	SEG-LED Mode: COM3_SEG[7:0] Matrix LED: COM3_SEG[7:0]	R/W	0x0
51.24	DISF_DATA0_DITES	Matrix_LED: COM3_SEG[7:0]	r, vv	UXU
		SEG/COM Mode: COM0_SEG[23:16].		
23:16	DISP_DATA0_BYTE2	SEG-LED Mode: COM2_SEG[7:0]	R/W	0x0
		Matrix_LED: COM2_SEG[7:0]		
		SEG/COM Mode:COM0_SEG[15:8].		
15:8	DISP_DATA0_BYTE1	SEG-LED Mode: COM1_SEG[7:0]	R/W	0x0
		Matrix_LED: COM1_SEG[7:0]		
		SEG/COM Mode:COM 0_SEG[7:0].		
7:0	DISP_DATA0_BYTE0	SEG-LED Mode: COM0_SEG[7:0]	R/W	0x0
		Matrix_LED: COM0_SEG[7:0]		
	•			_

### 8.1.3.3 SEG\_DISP\_DATA1

Offset=0x0008

Seg-screen data register1

Bits	Name	Description	Access	Reset
21.24	COM1 buto2	SEG-LED Mode: COM7_SEG[7:0] Matrix_LED: COM7_SEG[7:0]	R/W	0x0
51.24	CONT_bytes	Matrix_LED: COM7_SEG[7:0]	r, vv	UXU
		SEG/COM Mode:COM1_SEG[23:16].		
23:16	COM1_byte2	SEG-LED Mode: COM6_SEG[7:0]	R/W	0x0
		Matrix_LED: COM6_SEG[7:0]		
		SEG/COM Mode:COM1_SEG[15:8].		
15:8	COM1_byte1	SEG-LED Mode: COM5_SEG[7:0]	R/W	0x0
		Matrix_LED: COM5_SEG[7:0]		
		SEG/COM Mode:COM1_SEG[7:0].		
7:0	COM1_byte0	SEG-LED Mode: COM4_SEG[7:0]	R/W	0x0
		Matrix_LED: COM4_SEG[7:0]		

# 8.1.3.4 SEG\_DISP\_DATA2

Offset=0x000c

Seg-screen data register2

Bits	Name	Description	Access	Reset
31: 24	-	Reserved	R	0x0
23:0	COM2_word	SEG/COM Mode: OM2_SEG[23:0]. if the xTH bit of this register is "1", Com2_seg-x will on.	R/W	0x0

### 8.1.3.5 SEG\_DISP\_DATA3

Offset=0x0010



Seg-screen data register3

Bits	Name	Description	Access	Reset
31: 24	-	Reserved	R	0x0
23:0	COM3_word	SEG/COM Mode:COM3_SEG[23:0]. if the xTH bit of this register is "1", Com3_seg-x will on.	R/W	0x0

## 8.1.3.6 SEG\_DISP\_DATA4

Offset=0x0014

Seg\_screen data register4

Bits	Name	Description	Access	Reset		
31: 24	-	Reserved	R	0x0		
23:0	COM4_word	SEG/COM Mode:COM4_SEG[23:0]. if the xTH bit of this register is "1", Com4_seg-x will on.	R/W	0x0		

### 8.1.3.7 SEG\_DISP\_DATA5

#### Offset=0x0018

Seg\_screen data register5

Bits	Name	Description	Access	Reset
31: 24	-	Reserved	R	0x0
23:0	COM5_word	SEG/COM Mode:COM5_SEG[23:0]. if the xTH bit of this register is "1", Com5_seg-x will on.	R/W	0x0

# 8.1.3.8 SEG\_RC\_EN

LED SEG Restrict Current Enable

Offset=0x1C

Bit(s)	Name	Description	R/W	Reset
31:9	Reserved	Reserved	R	0x0
7	LED_SEG7	LED SEG7 Restrict Current Enable	R/W	0x0
6	LED_SEG6	LED SEG6 Restrict Current Enable	R/W	0x0
5	LED_SEG5	LED SEG5 Restrict Current Enable	R/W	0x0
4	LED_SEG4	LED SEG4 Restrict Current Enable	R/W	0x0
3	LED_SEG3	LED SEG3 Restrict Current Enable	R/W	0x0
2	LED_SEG2	LED SEG2 Restrict Current Enable	R/W	0x0
1	LED_SEG1	LED SEG1 Restrict Current Enable	R/W	0x0
0	LED_SEG0	LED SEG0 Restrict Current Enable	R/W	0x0



#### LED SEG Bias Current Enable

Offset=0x20

Bit(s)	Name	Description	R/W	Reset
31:5	Reserved	Reserved	R	0x0
4	LED_SEG_ALL_EN	LED SEG Restrict Current ALL Enable 0:Disable 1:Enable	R/W	0x0
3	LED_Cathode_Anode_Mode	LED Cathode/Anode Mode 0: Cathode Mode 1: Anode Mode	R	0x0
2:0	LED_SEG_BIAS	LED SEG BIAS: 000:2mA 001:3mA 010:4mA 011:5mA 100:6 mA 101:7 mA 110:8 mA 111:9 mA	R/W	0x1



# 9 System Control

## 9.1 RMU

### 9.1.1 Features

The RMU Controller of ATS2819 has following features:

- The RMU (Reset Management Unit) can reset all the peripherals.
- The MCU can enter power-saving mode by setting the registers of RMU.

## 9.1.2 Register List

Table 9-1 RMU digital part base addres	Table 9-1	RMU digit	al part base	address
----------------------------------------	-----------	-----------	--------------	---------

Name	Physical Base Address	KSEG1 Base Address
RMU_DIGITAL	0xC0000000	0xC000000

#### Table 9-2 RMU digital part register list

Offset	Register Name	Description
0x0000000	MRCR	Module Reset Control Register

# 9.1.3 Register Description

#### 9.1.3.1 MRCR

#### MRCR (Module Reset Control Register, offset = 0x0000000)

Bit Number	Bit Mnemonic	Description	Access	Reset
31:25	RESERVED	Be read as zeros	-	-
24	IRC_RESET	IRC Reset	R/W	0
		0: reset		
		1: normal		
23	UART1_RESET	UART1 Reset	R/W	0
		0: reset		
		1: normal		
22	RESERVED	Be read as zeros	-	-
21	SEG_LCD_LED_RESET	SEG_LCD_LED Reset	R/W	0
		0: reset		
		1: normal		
20	LCD_RESET	LCD Reset	R/W	0
		0: reset		
		1: normal		
19	VAD_RESET	VAD Reset	R/W	0
		0: reset		
		1: normal		
18	IIC1_RESET	IIC Controller1 Reset	R/W	0
		0: reset		
		1: normal		
17	SPI1_RESET	SPI Controller1 Reset	R/W	0



		0: reset			
		1: normal			-
16	SDIO_RESET	SDIO Reset:	R/W	0	
		0: reset			
		1: normal	- 6		-
15	MODEM_DBG_IQ_RST	MODEM debug mode IQ assemble	R/W	1	
		disassemble circuit Reset			
		0: reset			
		1: normal	- <b>(</b> ) (		-
14	SPI_CACHE_RESET	SPI cache Controller Reset	R/W	1	
		0: reset			
		1: normal	- 4		-
13	FMCLK_RESET	FMCLK Reset:	R/W	0	
		0: reset			
10		1: normal	-		
12	AUDIO_RESET	AUDIO Controller Reset(ADC DAC IIS):	R/W	0	
		0: reset			
		1: normal	D (11)		
11	SDC_RESET	SDC Controller Reset	R/W	0	
		0: reset			
10		1: normal			
10	USB_RESET2	USB Controller Reset2	R/W	0	
		0: reset			
0		1: normal	D () A (		
9	USB_RESET1	USB Controller Reset1	R/W	0	
		0: reset			
0		1: normal	D () 4 (	0	
8	PWM_RESET	PWM Controller Reset	R/W	0	
		0: reset			
_		1: normal	D () A (	-	-
7	IICO_RESET	IIC Controller0 Reset	R/W	0	
		0: reset			
6		1: normal		4	-
6	SPIO_RESET	SPI Controller0(for SPI Nor) Reset	R/W	1	
		0: reset			
F		1: normal		0	4
5	BIST_RESET	RAM BIST Reset	R/W	0	
		0: reset			
4		1: normal		0	-
4	UARTO_RESET	UARTO Controller Reset	R/W	0	
		0: reset			
2		1: normal	D () A (	0	-
3	BT_RF_RESET	RF Reset	R/W	0	
		0: reset			
2		1: normal	D () 1 (		4
2	BT_MODEM_RESET	Modem Reset	R/W	0	
		0: reset			
4		1: normal	D /111	0	4
1	BT_BB_RESET	BaseBand Reset	R/W	0	
		0: reset			
		1: normal	D /111	0	4
0	DMA_RESET	DMA Reset	R/W	0	
		0: reset			J



	1: normal	
	The reset bit of DMA controller is	
	active while it is driven by MCU	
	clock.	

# 9.2 CMU Digital

#### 9.2.1 Features

The CMU (Clock Management Unit) Controller selects HOSC, CORE\_PLL, CK\_24M, CK\_32K as the clock of each peripheral.

# 9.2.2 Register List

Table 9-3 CMU Controller Registers Address					
Name	Physical Base Address	KSEG1 Base Address			
CMU_Control_Register	0xC0001000	0xC0001000			

Table 9-4 CMU Controller Registers				
Offset	Register Name	Description		
0x0000	CMU_SYSCLK	CMU System Clock Control Register		
0x0004	CMU_DEVCLKEN	CMU Device Clock Enable Control Register		
0x0008	CMU_ADDACLK	CMU ADC/DAC Clock Control Register		
0x0010	CMU_I2SCLK	CMU I2S Clock Control Register		
0x0014	CMU_UARTCLK	CMU UART Clock Control Register		
0x0018	CMU_SD0CLK	CMU SD0 Clock Control Register		
0x001C	CMU_SD1CLK	CMU SD1 Clock Control Register		
0x0020	CMU_LCDCLK	CMU LCD Clock Control Register		
0x0024	CMU_SEGLCDCLK	CMU SEGLCD Clock Control Register		
0x0028	CMU_SPICLK	CMU SPI Clock Control Register		
0x002C	CMU_FMCLK	CMU FM Clock Control Register		
0x0030	CMU_VADCLK	CMU VAD Clock Control Register		
0x0034	CMU_LRADCCLK	CMU LRADC Clock Control Register		
0x0038	CMU_PWM0CLK	CMU PWM0 Clock Control Register		
0x003C	CMU_PWM1CLK	CMU PWM1 Clock Control Register		
0x0040	CMU_PWM2CLK	CMU PWM2 Clock Control Register		
0x0044	CMU_PWM3CLK	CMU PWM3 Clock Control Register		
0x0048	CMU_PWM4CLK	CMU PWM4 Clock Control Register		
0x004C	CMU_PWM5CLK	CMU PWM5 Clock Control Register		
0x0050	CMU_PWM6CLK	CMU PWM6 Clock Control Register		
0x0054	CMU_PWM7CLK	CMU PWM7 Clock Control Register		
0x0058	CMU_PWM8CLK	CMU PWM8 Clock Control Register		
0x005C	CMU_BTCLK	CMU Bluetooth Clock Control Register		
0x0060	CMU_HCL_3K2CLK	CMU HCL 3K2 Clock Control Register		
0x0064	CMU_MEMCLKEN	CMU Memory Clock Enable Control Register		
0x0068	CMU_MEMCLKSEL	CMU Memory Clock Select Register		

#### Table 9-4 CMU Controller Registers



# 9.2.3 Register Description

## 9.2.3.1 CMU\_SYSCLK

CMU System Clock Control Register

Offset =	0x00
----------	------

Bits	Name	Description	RW	Reset
31:9	-	Reserved	R	0x0
	AHBCLKDIV	S_CLK divisor	R/W	0x0
8		0: /2		
		1: /4		
7:6	-	Reserved	R	0x0
		CPU_CLK divisor:	R/W	0x0
		00: /1		
5:4	CPUCLKDIV	01: /2		
		10: /4		
		11: /8		
3:2	-	Reserved	R	0x0
1:0	CORE_CLKSEL	CORE_CLK select:	R/W	0x0
		00: CK_32K		
		01: HOSC		
		10: CORE_PLL		
		11: CK_52M		

# 9.2.3.2 CMU\_DEVCLKEN

CMU Device Clock Enable Control Register Offset = 0x04

Bits	Name	Description	RW	Reset
31	-	Reserved	R	0x0
30	BT_RFCLK_EN	BT RF digital clock enable bit :	R/W	0x0
		0: disable		
		1: enable		
29	BT_MODEMCLK_EN	BT MODEM clock enable bit:	R/W	0x0
		0: disable;		
		1: enable;		
28	BT_BBCLK_EN	BT BB clock enable bit:	R/W	0x0
		0: disable;		
		1: enable;		
27	BT_BB3P2K_EN	BT BB 3.2K clock enable bit:	R/W	0x0
		0: disable;		
		1: enable;		
26	-	Reserved	R	0x0
25	PWMCLKEN	PWM0/1/2/3/4/5/6/7/8 clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
24	LRADCCLKEN	LRADC Controller clock enable bit :	R/W	0x0
		0: disable		
		1: enable		
23	VADCLKEN	VAD Controller clock enable bit	R/W	0x0



		0: disable	1	
		1: enable		
22	FMCLKEN	FM clock enable bit:	R/W	0x0
~~		0: disable	1.7	0.0
		1: enable		
21	IRCLKEN	IR clock enable bit:	R/W	0x0
21	meenen	0: disable	1,7 00	0.00
		1: enable		
20	USBCLKEN	USB controller clock enable bit:	R/W	0x0
		0: disable	,	ente
		1: enable		
19	TIMER3CLKEN	Timer3 controller clock:	R/W	0x0
-		0: disable	,	
		1: enable		
18	TIMER2CLKEN	Timer2 controller clock:	R/W	0x0
		0: disable		
		1: enable		
17	TIMER1CLKEN	Timer1 controller clock:	R/W	0x0
		0: disable	,	
		1: enable		
16	TIMEROCLKEN	Timer0 controller clock:	R/W	0x0
		0: disable		
		1: enable		
15	SPI1CLKEN	SPI1 controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
14	SPIOCLKEN	SPIO controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
13	TWI1CLKEN	TWI1 controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
12	TWIOCLKEN	TWI0 controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
11	SEGLCDCLKEN	SEGLCD controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
10	LCDCLKEN	LCD controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
9	SD1CLKEN	SD1 card controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
8	SDOCLKEN	SD0 card controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
7	UART1CLKEN	UART1 controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		
6	UARTOCLKEN	UARTO controller clock enable bit:	R/W	0x0
		0: disable		
		1: enable		



5	I2SRXCLKEN	I2S RX Mclock enable bit: 0: disable 1: enable	R/W	0x0
4	I2STXCLKEN	I2S TX Mclock enable bit: 0: disable 1: enable	R/W	0x0
3	-	Reserved	R/W	0x0
2	DACCLKEN	DAC controller clock enable bit: 0: disable 1: enable	R/W	0x0
1	ADCCLKEN	ADC controller clock enable bit: 0: disable 1: enable	R/W	0x0
0	DMACLKEN	DMA clock enable bit: 0: disable 1: enable	R/W	0x0

### 9.2.3.3 CMU\_ADDACLK

CMU ADC/DAC Clock Control Register

Offset = 0x08

Name	Description	RW	Reset		
-	Reserved	R	0x0		
ADCCLKPREDIV	ADC_CLK Clock Pre-Divisor	R/W	0x0		
	0: /1				
	1:/2				
ADCCLKDIV	ADC_CLK Clock Divisor. see note	R/W	0x0		
DACCLKPREDIV	DAC_CLK Clock Pre-Divisor	R/W	0x0		
	0: /1				
	1: /2				
DACCLKDIV	DAC_CLK Clock Divisor. see note	R/W	0x0		
	Name - ADCCLKPREDIV ADCCLKDIV DACCLKPREDIV	Name         Description           -         Reserved           ADCCLKPREDIV         ADC_CLK Clock Pre-Divisor           0: /1         1: /2           ADCCLKDIV         ADC_CLK Clock Divisor. see note           DACCLKDIV         DAC_CLK Clock Pre-Divisor           0: /1         1: /2           Image: ADCCLKPREDIV         DAC_CLK Clock Pre-Divisor           0: /1         1: /2	NameDescriptionRW-ReservedRADCCLKPREDIVADC_CLK Clock Pre-DivisorR/W0: /11: /2//ADCCLKDIVADC_CLK Clock Divisor. see noteR/WDACCLKPREDIVDAC_CLK Clock Pre-DivisorR/W0: /11: /2//I: /2////		

# 9.2.3.4 CMU\_I2SCLK

CMU I2S Clock Control Register Offset = 0x10

Bits Name Description RW Reset 31:10 Reserved 0x0 R **I2SRXCLKSEL** 9:8 I2SRX Clock Source Select: R/W 0x0 0: I2S\_CLK 1: DAC\_CLK 2: CLK\_I2SRX\_External 3: Reserved Reserved 7 0x0 R 6 **I2STXCLKDIV** I2STX Clock Divisor: R/W 0x0 0:/1 1: /2 R/W 5:4 **I2STXCLKSEL** I2STX Clock Source Select: 0x1 0: I2S\_CLK 1: DAC\_CLK/ADC\_D\_CLK(loopback) 2: CLK\_I2STX\_External 3: Reserved



Γ	3	-	Reserved	R	0x0
I	<b>2</b> :0	I2SCLKDIV	I2S_CLK Clock Divisor. see note below	R/W	0x0

## 9.2.3.5 CMU\_UARTCLK

CMU UART Clock Control Register

Offset = 0x14

Bits	Name	Description	RW	Reset
31:5	-	Reserved	R	0x0
4	SEL1	UART1 clock select:	R/W	0x0
		0: HOSC		
		1: CK_24M		
3:1	-	Reserved	R	0x0
0	SELO	UARTO clock select:	R/W	0x0
		0: HOSC		
		1: CK_24M		

### 9.2.3.6 CMU\_SDOCLK

CMU SD0 Clock Control Register

Offset = 0x18

Bits	Name	Description	RW	Reset
31:9	-	Reserved	R	0x0
8	SD0CLKSEL1	SD0 card controller clock select 1:	R/W	0x0
		0: /1		
		1: /256		
7:5	-	Reserved	R	0x0
4	SDOCLKSELO	SD0 card controller clock select 0:	R/W	0x0
		0: HOSC		
		1: CORE_PLL		
3	-	Reserved	R	0x0
2:0	SDOCLKDIV	SD0 card controller clock divisor	R/W	0x0
		000: /1		
		001: /2		
		010: /3		
		011: /4		
		100: /5		
		101: /6		
		110: /7		
		111: /8		

### 9.2.3.7 CMU\_SD1CLK

CMU SD1 Clock Control Register

Offset = 0x1C

Bits	Name	Description	RW	Reset
31:9	-	Reserved	R	0x0
8	SD1CLKSEL1	SD1 card controller clock select 1: 0: /1 1: /256	R/W	0x0



7:5	-	Reserved	R	0x0
4	SD1CLKSEL0	SD1 card controller clock select 0:	R/W	0x0
		0: HOSC		
		1: CORE_PLL		
3	-	Reserved	R	0x0
2:0	SD1CLKDIV	SD1 card controller clock divisor	R/W	0x0
		000: /1		
		001: /2		
		010: /3		
		011: /4		
		100: /5		
		101: /6		
		110: /7		
		111: /8		

# 9.2.3.8 CMU\_LCDCLK

CMU LCD Clock Control Register Offset = 0x20

Bits	Name	Description	RW	Reset
31:5	-	Reserved	R	0x0
4	LCDCLKSEL	LCD controller clock select: 0: HOSC 1: CORE_PLL	R/W	0x0
3	-	Reserved	R	0x0
2:0	LCDCLKDIV	LCD controller clock divisor: 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: reserved	R/W	0x0

# 9.2.3.9 CMU\_SEGLCDCLK

CMU SEGLCD Clock Control Register

Offset = 0x24						
Bits	Name	Description	RW	Reset		
31:5	-	Reserved	R	0x0		
4	CLKSEL	SEGLCD controller clock select: 0: CK_32K 1: HOSC	R/W	0x0		
3	CLKDIV1	SEGLCD controller clock divisor1: 0: /1 1: /512	R/W	0x0		
2:0	CLKDIVO	SEGLCD controller clock divisor0: 0: /1 1: /2 2: /4 3: /8	R/W	0x0		



ATS2819	Datasheet

4: /16	
5: /32	
6~7: reserved	

# 9.2.3.10 CMU\_SPICLK

Offset = 0x28

Bits	Name	Description	RW	Reset
31:14	-	Reserved	R	0x0
15:14	SEL1	SPI1 clock select:	R/W	0x0
		00: CPU_CLK		
		01: HOSC		
		10: CORE_PLL		
		11: CK_48M		
13	-	Reserved	R	0x0
12:8	DIV1	SPI1 Clock Divisor:	R/W	0x0
		0: /1		
		1: /2		
		2: /3		
		3: /4		
		4: /5		
		29: /30		
		30: /1.5		
		31: /2.5		
7:6	SELO	SPIO clock select:	R/W	0x0
		00: CPU_CLK		
		01: HOSC		
		10: CORE_PLL		
		11: CK_48M		
5	-	Reserved	R	0x0
4:0	DIV0	SPIO Clock Divisor:	R/W	0x0
		0: /1		
		1: /2		
		2: /3		
		3: /4		
		4: /5		
		29: /30		
		30: /1.5		
		31: /2.5		

# 9.2.3.11 CMU\_FMCLK

CMU FM Clock Control Register

Offset = 0x2C

Bits	Name	Description	RW	Reset
31:2	-	Reserved	R	0x0
1:0	FMCLKSEL	FM clock select: 00: CK_32K 01: HOSC	R/W	0x0



	10: CORE_PLL/10	
	11: CK_24M	

### 9.2.3.12 CMU\_VADCLK

CMU VAD Clock Control Register

Offset = 0x30

Bits	Name	Description	RW	Reset
31:2	-	Reserved	R	0x0
1:0	CLKDIV	VAD controller clock divisor: 0: /1 1: /2 2: /4 3: /8	R/W	0x0

## 9.2.3.13 CMU\_LRADCCLK

CMU LRADC Clock Control Register

Offset = 0x34

Bits	Name	Description	RW	Reset
31:2	-	Reserved	R	0x0
1:0	CLKDIV	LRADC Controller Clock Divisor: 00: /100 260KHz 01: /50 520KHz 10: /25 1040KHz 11: reserved	R/W	0x0

# 9.2.3.14 CMU\_PWM0CLK

CMU PWM0 Clock Control Register

Offset = 0x38

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM0 controller clock select: 0: CK_32K 1: HOSC	R/W	0x0
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM0 controller clock divisor: 0: /1 1: /2  255: /256 256: /512 257: /1024 258: /2048 259: /4096 260: /8192 261~511: reserved	R/W	0x0



#### CMU PWM1 Clock Control Register

Offset = 0x3C

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM1 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM1 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

### 9.2.3.16 CMU\_PWM2CLK

CMU PWM2 Clock Control Register

Offset = 0x40

Unset =	1			
Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM2 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM2 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

# 9.2.3.17 CMU\_PWM3CLK

CMU PWM3 Clock Control Register

Offset = 0x44

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM3 controller clock select: 0: CK_32K	R/W	0x0



		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM3 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

### 9.2.3.18 CMU\_PWM4CLK

CMU PWM4 Clock Control Register

Offset = 0x48

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM4 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM4 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

# 9.2.3.19 CMU\_PWM5CLK

CMU PWM5 Clock Control Register
Offset = 0x4C

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM5 controller clock select: 0: CK_32K 1: HOSC	R/W	0x0
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM5 controller clock divisor: 0: /1 1: /2  255: /256 256: /512	R/W	0x0



257: /1024	
258: /2048	
259: /4096	
260: /8192	
261~511: reserved	

# 9.2.3.20 CMU\_PWM6CLK

CMU PWM6 Clock Control Register

Offset = 0x50

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM6 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM6 controller clock divisor:	R/W	0x0
		0: /1		
		1:/2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

# 9.2.3.21 CMU\_PWM7CLK

CMU PWM7 Clock Control Register

Offset = 0	0x54
------------	------

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM7 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM7 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		



#### CMU PWM8 Clock Control Register

Offset = 0x58

Bits	Name	Description	RW	Reset
31:13	-	Reserved	R	0x0
12	CLKSEL	PWM8 controller clock select:	R/W	0x0
		0: CK_32K		
		1: HOSC		
11:9	-	Reserved	R	0x0
8:0	CLKDIV	PWM8 controller clock divisor:	R/W	0x0
		0: /1		
		1: /2		
		255: /256		
		256: /512		
		257: /1024		
		258: /2048		
		259: /4096		
		260: /8192		
		261~511: reserved		

## 9.2.3.23 CMU\_BTCLK

Bluetooth Clock Control Register

Offset = 0x5C

Bits	Name	Description	RW	Reset
31:10	-	Reserved	R	0x0
9:4	BT_ADDA_CLK_D	BT_ADDA_CLK delay chain select bits: BT_ADDA_CLK delay chain =BT_ADDA_CLK_D * 0.5ns;	R/W	0x00
3	BT_ADDA_CLK_INVERT	BT_ADDA_CLK invert enable: 0: disable 1: enable	R/W	0x0
2	-	Reserved	R	0x0
1	BT_MODEM_RXEN_SEL	MODEM_RXEN From BB control enable 0: MODEM_RXEN From BB control disable 1: MODEM_RXEN From BB control enable	R/W	0x0
0	BT_MODEMCLK_SEL	BT_MODEM clock gating signal select: 0: BT_MODEMCLK_EN(CLKEN_BIT29) 1: modem_en from BT_BB	R/W	0x0

# 9.2.3.24 CMU\_HCL\_3K2CLK

HCL control register

Offset = 0x60

Bit(s)	Name	Description	R/W	Reset
31:16	HCL_INTERVAL	HCL calibration interval select: HCL_INTERVAL*2 Cycle of 3.2K	R/W	0x800
15:10	Reserved	Reserved	R	Х



9	HCL_BUSY	HCL circuit calibration processing status indicator:	R	х
		0: HCL finish calibrated status.		
		1: HCL is in calibrating status.		
8	HCL_SOFT_START	HCL software start bit.	R/W	0
		Write 1 to start HCL process; when HCL process		
		is finished, this bit will be auto clear to 0;		
7:6	HOSC_OSC_TIME	HOSC calibrate LOSC circuit HOSC oscillator	R/W	10
		time:		
		00: 8 Cycle of 3.2K		
		01: 16 Cycle of 3.2K		
		10: 32 Cycle of 3.2K		
		11: 64 Cycle of 3.2K		
5:4	CAL_DELAY_TIME	HOSC calibrate LOSC circuit wait for HOSC	R/W	00
		oscillator time:		
		00: 128 Cycle of CK_32K***		
		01: 256 Cycle of CK_32K		
		10: 512 Cycle of CK_32K		
		11: 1024 Cycle of CK_32K		
3:2	HCL_PRECISION	HCL Precision select:	R/W	11
		00: HCL CNT remain, 1 RC precision***		
		01: HCL CNT remain, 1 RC precision		
		10: HCL CNT+1, 1 RC precision		
		11: HCL CNT fix, 1/2 RC precision		
1	HCL_HCM_EN	HCL hardware calibration mode enable:	R/W	0
		0: disable		
		1: enable		
0	HCL_EN	HOSC calibrate LOSC circuit enable:	R/W	0
		0: disable		
		1: enable***		

# 9.2.3.25 CMU\_MEMCLKEN

CMU Memory Clock Enable Control Register Offset = 0x64

Bits	Name	Description	RW	Reset
31:12	-	Reserved	R	0x0
11	SPICACHERAMCLKEN	SPICACHERAM clock enable bit:	R/W	0x1
		0: disable		
		1: enable		
10:9	-	Reserved	R	0x0
8	URAMCLKEN	URAM clock enable bit:	R/W	0x1
		0: disable		
		1: enable		
7	PCMRAMCLKEN	PCMRAM clock enable bit:	R/W	0x1
		0: disable		
		1: enable		
6	RAM4CLKEN	RAM4 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		
5	RAM3CLKEN	RAM3 clock enable bit :	R/W	0x1
		0: disable		



		1: enable		
4	RAM2CLKEN	RAM2 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		
3	RAM1CLKEN	RAM1 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		
2	RAMOCLKEN	RAM0 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		
1	ROM1CLKEN	ROM1 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		
0	ROMOCLKEN	ROM0 clock enable bit :	R/W	0x1
		0: disable		
		1: enable		

#### 9.2.3.26 CMU\_MEMCLKSEL

CMU Memory Clock Select Register

Bits	Name	Description	RW	Reset
31:5	-	Reserved	R	0x0
4	URAMCLKSEL	URAM clock selection bit: 0: CPU_CLK 1: USBctl_URAM_CLK	R/W	0x0
3	PCMRAMCLKSEL	PCMRAM clock selection bit: 0: CPU_CLK 1: DAC_CLK	R/W	0x0
2:1	RAM4CLKSEL	RAM4 clock selection bit: 00: CPU_CLK 01: VAD_CLK 10: DAC_CLK	R/W	0x0
0	RAM3CLKSEL	RAM3 clock selection bit: 0: CPU_CLK 1: VAD_CLK	R/W	0x0

# 9.3 RTC&Watchdog

# 9.3.1 Features

- Built-in a 32K oscillator
- Calendar with a alarm IRQ which can wake up the PMU
- A watch dog which can be configured optional as IRQ or Reset

# 9.3.2 Register List

#### Table 9-7 RTC block base address

Name	Physical Base Address	KSEG1 Base Address
RTC	0xC0120000	0xC0120000



Offset	Register Name	Description
0x00	RTC_CTL	RTC Control Register
0x04	RTC_REGUPDATA	RTC Register update Register
0x08	RTC_DHMSALM	RTC Day Hour Minute and Second Alarm Register
0x0C	RTC_DHMS	RTC Day Hour Minute and Second Register
0x10	RTC_YMD	RTC Year Month Date Register
0x14	RTC_ACCESS	RTC freely access Register
0x1c	WD_CTL	Watch Dog Control register

# 9.3.3 Register Description

# 9.3.3.1 RTC\_CTL

Calendar Control Register Offset=0x00(RTCVDD)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	R	0x0
16	TEST_EN	Test enable 0: Disable 1: Enable. The RTC clock is changed to HOSC	R/W	0x0
15:8	-	Reserved	R	0x0
7	LEAP	RTC Leap Year bit 0: not leap year 1: leap year	R	0x1
6:5	-	Reserved	R	0x0
4	CAL_EN	Calendar Enable 0: Disable 1: Enable	R/W	0x0
3	-	Reserved	R	0x0
2	HCL_SELECT	Calendar clock select 0:select HCL_4Hz 1: select HOSC divisor	R/W	0x0
1	ALIE	Alarm IRQ Enable 0: Disable 1: Enable	R/W	0x0
0	ALIP	Alarm IRQ Pending bit, writing 1 to this bit will clear it	R/W	0x0

NOTE:

The CAL\_EN bit must be disabled when The RTC\_DHMS / RTC\_YMD register being written. And RTC\_DHMS / RTC\_YMD register must be written before CAL\_EN is enabled when set the time, Or error will occur.

# 9.3.3.2 RTC\_REGUPDATA

Offset=0x04(RTCVDD)

Bits	Name	Description	Access	Reset
31:16	-	Reserved	R	0



15:0	UPDATA	The RTCVDD register update control Register. When writing the RTC registers (except RTCREGUPDATE register or bit "ALIP"), the RTC registers' values are not update immediately. The value is written to backup registers(in VDD) first. Just when writing RTCREGUPDATE register "A596H", the RTCVDD registers' values are update with the backup registers' value. RTCREGUPDATE register is automatically reset as "5A69H" after the RTCVDD register is update.	0x5A69

## 9.3.3.3 RTC\_DHMSALM

#### Offset=0x08(RTCVDD)

Bits	Name	Description	Access	Reset
31:21	-	Reserved	R	0
20:16	HOUEAL	Alarm hour setting	R/W	0
		00H – 17H		
15:14	-	Reserved	R	0
13:8	MINAL	Alarm minute setting	R/W	0
		00H – 3BH		
7:6	-	Reserved	R	0
5:0	SECAL	Alarm second setting	R/W	0
		00Н — ЗВН		

# 9.3.3.4 RTC\_DHMS

#### Offset=0x0C(RTCVDD)

Bits	Name	Description	Access	Reset
31:21	-	Reserved	R	0
20:16	HOUR	Time hour setting 00H – 17H	R/W	0
15:14	-	Reserved	R	0
13:8	MIN	Time minute setting 00H – 3BH	R/W	0
7:6	-	Reserved	R	0
5:0	SEC	Time second setting 00H – 3BH	R/W	0

## 9.3.3.5 RTC\_YMD

#### Offset=0x10(RTCVDD)

Bits	Name	Description	Access	Reset
31:23	-	Reserved	R	0
22:16		Time year setting 00H – 63H	R/W	00



15:12	-	Reserved	R	0
11:8	MON	Time month setting	R/W	01
		01H – 0CH		
7:5	-	Reserved	R	0
4:0	DATE	Time day setting	R/W	01
		01H – 1FH		

## 9.3.3.6 RTC\_ACCESS

Offset=0x14(RTCVDD)

Bits	Name	Description	Access	Reset
31:8	-	Reserved	R	0
7:0	ACCESS	These bits can be accessed by CPU freely.	R/W	0

### 9.3.3.7 WD\_CTL

Offset=0x1C(VDD)

Bits	Name	Description	R/W	Reset
31:7	-	reserved	R	0
6	IRQP	Watch dog IRQ pending bit, writing 1 to this bit will clear it	RW	0
5	SIGS	Watchdog Signal (IRQ or Reset-) Select.0: Reset,1: irq 0: Send Reset signal when watchdog overflow. 1: Send IRQ signal when watchdog overflow.	Rw	0
4	WDEN	<ul><li>Watch Dog timer enable, when WD timer is enabled and the WD timer overflows, an internal reset (WDRST-) is generated to force the system into reset status and then reboot.</li><li>1: Enable</li><li>0: Disable</li></ul>	Rw	0
3:1	CLKSEL	Watch Dog timer Clock Select,         WDCKS       Clock Selected       Watch Dog Length         The watch dog's overflow value is 180.         000       1khz       176 ms         001       512hz       352 ms         010       256hz       703ms         011       128hz       1.4 s         100       64hz       2.8s         101       32hz       5.6 s         110       16hz       11.2s         111       10ms	Rw	0
0	CLR	Clear bit, write 1 to clear WD timer, cleared automatically	RW	0

# 9.4 TIMER

#### 9.4.1 Features

• Four Timers with IRQS, while two as universal timer and two timer had get capture timer



# 9.4.2 Register List

#### ATS2819 Datasheet

#### Table 9-9 TIMER block base address

Name	Physical Base Address	KSEG1 Base Address
TIMER	0xC0120100	0xC0120100

#### Table 9-10 TIMER Controller Registers

Offset	Register Name	Description
0x00	T0_CTL	Timer0 Control register
0x04	T0_VAL	Timer0 Value register
0x08	T0_CNT	Timer0 count register
0x40	T1_CTL	Timer1 Control register
0x44	T1_VAL	Timer1 Value register
0x48	T1_CNT	Timer1 count register
0x80	T2_CTL	Timer2 Control register
0x84	T2_VAL	Timer2 Value register
0x88	T2_CNT	Timer2 count register
0xC0	T3_CTL	Timer3 Control register
0xC4	T3_VAL	Timer3 Value register
0xC8	T3_CNT	Timer3 count register

# 9.4.3 Register Description

## 9.4.3.1 T0\_CTL

Timer0 control register Offset=0x00(VDD)

Bits	Name	Description	R/W	Reset
31:6	-	Reserved	R	0
5	En	Timer Enable 0:Disable 1:Enable	RW	0x0
4:3	-	reserved	R	0x0
2	RELO	Timer Reload enable 0:Not reload 1:Reload	RW	0x0
1	ZIEN	Timer IRQ Enable When this bit is enabled, Timer2_Zero_IRQ sent out the irq signal until the pending bit was cleared.	RW	0x0
0	ZIPD	Timer IRQ Pending, Writing 1 to clear this bit.	RW	0x0

# 9.4.3.2 T0\_VAL

Timer0 value register

Offset=0x04(VDD)

Bits	Name	Description	R/W	Reset
31:0	VAL	Read or write Timer/Counter value register	RW	0x0



Timer0 current counter register

Offset=0x08(VDD)

Bits	Name	Description	R/W	Reset
31:0	CNT	Read or write current Timer0 value	R	0x0

### 9.4.3.4 T1\_CTL

Timer1 control register Offset=0x40(VDD)

Bits	Name	Description	R/W	Reset
31:6	-	Reserved	R	0
		Timer Enable		
5	En	0:Disable	RW	0x0
		1:Enable		
4:3	-	reserved	R	0x0
		Timer Reload enable		
2	RELO	0:Not reload	RW	0x0
		1:Reload		
1	ZIEN	Timer IRQ Enable When this bit is enabled, Timer2_Zero_IRQ sent out the irq signal until the pending bit was cleared.	RW	0x0
0	ZIPD	Timer IRQ Pending, Writing 1 to clear this bit.	RW	0x0

### 9.4.3.5 T1\_VAL

#### Timer1 value register Offset=0x44(VDD)

Onoce of					
Bits	Name	Description	R/W	Reset	
31:0	VAL	Read or write current Timer0 value	RW	0x0	

# 9.4.3.6 T1\_CNT

Timer1 current counter register Offset=0x48(VDD)

Bits	Name	Description	R/W	Reset
31:0	CNT	Read or write current Timer0 value	R	0x0

# 9.4.3.7 T2\_CTL

Timer2 control register Offset=0x80(VDD)

Bits	Name	Description	R/W	Reset
31:12	-	Reserved	R	0



<b></b>			1	
		Timer direction;		
11	DIR	0: down	RW	0x0
		1: up		
		Timer mode select:		
10	MODE_SEL	0: normal timer	RW	0x0
		1: input capture mode and counter mode		
		Timer clock select		
0		0: hosc	D) 4/	0.0
9	CLK_SEL	1: external clock or signal	RW	0x0
		Used only in timer mode.		
		Capture event irg pending		
8	CAPTURE_IP	Writing 1 to clear this bit.	RW	0x0
		Capture signal edge select		
		00:falling edge		
7:6	CAPTURE_SE	01:rising edge	RW	0x0
		1x:both falling edge and rising edge		
		Timer Enable		
5	En	0:Disable	RW	0x0
5	2.1	1:Enable		0X0
4:3	-	reserved	R	0x0
		Timer Reload enable		
2	RELO	0:Not reload	RW	0x0
-		1:Reload		ono
		Timer IRQ Enable		
		In timer/counter mode:		
		When this bit is enabled, Timer2_Zero_IRQ sent out the irq		
	ZIEN	signal until the pending bit was cleared.		
1		If DIR='0',T2_CNT compare with ZERO	RW	0x0
T		If $DIR='1',T2$ _CNT compare with T2_VAL.		0.00
		For more detail reference to timer0/1 block diagram		
		In input capture mode		
		Every trigger		
0	ZIPD	Timer IRQ Pending,	RW	0x0
		Writing 1 to clear this bit.		

# 9.4.3.8 T2\_VAL

Timer2 value register Offset=0x84(VDD)

Bits	Name	Description	R/W	Reset		
31:0	VAL	Read or write current Timer0 value	RW	0x0		

### 9.4.3.9 T2\_CNT

Timer2 current counter register

Offset=0x88(VDD)

Bits	Name	Description	R/W	Reset
31:0	CNT	Read or write current Timer0 value	R	0x0



Timer3 control register Offset=0xC0(VDD)

Bits	Name	Description	R/W	Reset
31:12	-	Reserved	R	0
11	DIR	Timer direction; 0: down 1: up	RW	0x0
10	MODE_SEL	Timer mode select: 0: normal timer, include timer mode and counter mode 1: input capture mode	RW	0x0
9	CLK_SEL	Timer mode clock select 0: hosc 1: external clock or signal Used only in timer mode.	RW	0x0
8	CAPTURE_IP	Input Capture mode event irq pending Writing 1 to clear this bit.	RW	0x0
7:6	CAPTURE_SE	Input Capture mode signal edge select 00:falling edge 01:rising edge 1x:both falling edge and rising edge	RW	0x0
5	En	Timer Enable 0:Disable 1:Enable	RW	0x0
4:3	-	reserved	R	0x0
2	RELO	Timer Reload enable 0:Not reload 1:Reload	RW	0x0
1	ZIEN	Timer IRQ Enable. Include timer mode and input capture mode. In timer mode, When this bit is enabled, Timer_IRQ sent out the irq signal until the pending bit was cleared. If DIR='0',T2_CNT compare with ZERO If DIR='1',T2_CNT compare with T2_VAL. For more detail reference to timer2/3 block diagram In input capture mode, this bit would set be '1'when every trigger edge was found, which was set in CAPTURE_SE	RW	0x0
0	ZIPD	Timer mode IRQ Pending, Writing 1 to clear this bit.	RW	0x0

### 9.4.3.11 T3\_VAL

Timer3 value register Offset=0xC4(VDD)

Bits	Name	Description	R/W	Reset
31:0	VAL	Read or write current Timer0 value	RW	0x0

## 9.4.3.12 T3\_CNT

Timer3 current counter register



Bits	Name	Description	R/W	Reset
31:0	CNT	Read or write current Timer0 value	R	0x0

# 9.5 INTC (Exceptions and Interrupts Controller)

### 9.5.1 Features

The ATS2819 uses RISC32 processor. The ATS2819 also adds additional controller to manage up to 32 interrupt sources.

Table below shows all interrupt sources.

Table 9-11 Interrupt sources						
Interrupt Number	Sources	Туре				
0	Reserved	-				
1	PMU	High Level				
2	WatchDog	High Level				
3	TIMER1	High Level				
4	TIMERO	High Level				
5	RTC	High Level				
6	UART0	High Level				
7	GPIO	High Level				
8	125	High Level				
9	SPIO	High Level				
10	USB	High Level				
11	TWIO	High Level				
12	TWI1	High Level				
13	VAD	High Level				
14	DAC or IIS tx	High Level				
15	ADC	High Level				
16	UART1	High Level				
17	SD/MMC	High Level				
18	DMA0	High Level				
19	DMA1	High Level				
20	DMA2	High Level				
21	DMA3	High Level				
22	DMA4	High Level				
23	DMA5	High Level				
24	IRC	High Level				
25	SPI1	High Level				
26	SDIO	High Level				
27	TIMER2	High Level				
28	TIMER3	High Level				
29	Reserved	-				
30	MPU	High Level				
31	Reserved	High Level				



# 9.5.2 Register List

The ATS2819 implements a controller to handle 32 interrupt request, the registers are listed below: *Table 9-12 Table Interrupt Controller base address* 

Name	Physical Base Address	KSEG1 Base Address
InterruptController	0xC00B0000	0xC00B0000

#### Table 9-13 Interrupt Controller Registers

Offset	Register Name	Description
0x0000000	INTC_PD	Interrupt Pending register
0x00000004	INTC_MSK	Interrupt Mask register
0x0000008	INTC_CFG0	Interrupt Config register 0
0x0000000c	INTC_CFG1	Interrupt Config register 1
0x0000010	INTC_CFG2	Interrupt Config register 2

# 9.5.3 Register Description

### 9.5.3.1 INTC\_PD

#### INTC\_PD (Interrupt Pending Register, offset = 0x00000000)

Bit Number	Bit Mnemonic	Function	Access	Reset
31	Reserved	Reserved	R	0
30	MPU_IP	MPU interrupt pending bit	R	0
29	Reserved	Reserved	R	0
28	TIMER3_IP	TIMER3 interrupt pending bit	R	0
27	TIMER2_IP	TIMER2 interrupt pending bit	R	0
26	SDIO_IP	SDIO interrupt pending bit	R	0
25	SPI1_IP	SPI1 interrupt pending bit	R	0
24	IRC_IP	IRC interrupt pending bit	R	0
23	Reserved	Reserved	R	0
22	DMA4_IP	DMA4 controller interrupt pending bi	R	0
21	DMA3_IP	DMA3 controller interrupt pending bit	R	0
20	DMA2_IP	DMA2 controller interrupt pending bit	R	0
19	DMA1_IP	DMA1 controller interrupt pending bit	R	0
18	DMA0_IP	DMA0 controller interrupt pending bit	R	0
17	SD_IP	SD/MMC interrupt pending bit	R	0
16	UART1_IP	UART1 interrupt pending bit	R	0
15	ADC_IP	ADC interrupt pending bit	R	0
14	DAC_IIS_TX_IP	DAC or IIS-TX interrupt pending bit	R	0
13	VAD_IP	VAD interrupt pending bit	R	0
12	IIC1_IP	IIC1 interrupt pending bi	R	0
11	IIC0_IP	IICO interrupt pending bit	R	0
10	USB_IP	USB interrupt pending bit	R	0
9	SPI0_IP	SPIO interrupt pending bit	R	0
8	I2S_IP	I2S interrupt pending bit	R	0
7	GPIO_IP	GPIO interrupt pending bit	R	0
6	UARTO_IP	UARTO interrupt pending bit	R	0
5	RTC_IP	RTC interrupt pending bit	R	0
4	TIMER0_IP	TIMER0 interrupt pending bit	R	0
3	TIMER1_IP	TIMER1 interrupt pending bit	R	0



2	WD_IP	WatchDog interrupt pending bit	R	0
1	PMU_IP	PMU pending	R	0
0	BT_BASEBAND_IP	BT_Baseband pending	R	0

Note:

- (1) Interrupt Pending bits can not be cleared by writing 1. These bits are automatically cleared only by clear all the corresponding interrupt pending bits of the device register, otherwise unchanged.
- (2) 0: no interrupt request; 1: interrupt request detected

### 9.5.3.2 INTC\_MSK

INTC_MSK	(Interrupt Mask Register, offset = 0x00000004)
----------	------------------------------------------------

Bit Number	Bit Mnemonic	Function	Access	Reset
31	Reserved	Reserved	R	0
30	MPU_IM	MPU interrupt mask bit	R/W	0
29	Reserved	Reserved	R/W	0
28	TIMER3_IM	TIMER3 interrupt mask bit	R/W	0
27	TIMER2_IM	TIMER2 interrupt mask bit	R/W	0
26	SDIO_IM	SDIO interrupt mask bit	R/W	0
25	SPI1_IM	SPI1 interrupt mask bit	R/W	0
24	IRC_IM	IRC interrupt mask bit	R/W	0
23	Reserved	Reserved	R	0
22	DMA4_IM	DMA4 controller interrupt mask bit	R/W	0
21	DMA3_IM	DMA3 controller interrupt mask bit	R/W	0
20	DMA2_IM	DMA2 controller interrupt mask bit	R/W	0
19	DMA1_IM	DMA1 controller interrupt mask bit	R/W	0
18	DMA0_IM	DMA0 controller interrupt mask bit	R/W	0
17	SD_IM	SD/MMC interrupt mask bit	R/W	0
16	UART1_IM	UART1 interrupt mask bit	R/W	0
15	ADC_IM	ADC interrupt mask bit	R/W	0
14	DAC_IIS_TX_IM	DAC or IIS-TX interrupt mask bit	R/W	0
13	VAD_IM	VAD interrupt mask bit	R/W	0
12	IIC1_IM	IIC1 interrupt mask bit	R/W	0
11	IIC0_IM	IICO interrupt mask bit	R/W	0
10	USB_IM	USB interrupt mask bit	R/W	0
9	SPI0_IM	SPIO interrupt mask bit	R/W	0
8	I2S_IM	I2S interrupt mask bit	R/W	0
7	GPIO_IM	GPIO interrupt mask bit	R/W	0
6	UARTO_IM	UARTO interrupt mask bit	R/W	0
5	RTC_IM	RTC interrupt mask bit	R/W	0
4	TIMER0_IM	TIMER0 interrupt mask bit	R/W	0
3	TIMER1_IM	TIMER1 interrupt mask bit	R/W	0
2	WD_IM	WatchDog interrupt mask bit	R/W	0
1	PMU_IM	PMU interrupt mask bit	R/W	0
0	BT_BASEBAND_IM	BT Baseband interrupt mask bit	R/W	0

Note:

0: Interrupt is masked. 1: Interrupt is unmasked.

### 9.5.3.3 INTC\_CFG0

#### INTC\_CFG0 (Interrupt Configuration Register 0, offset = 0x00000008)

	Bit Number Bit Mnemonic	Function	Access	Reset
--	-------------------------	----------	--------	-------



31	Reserved	Reserved	R	0
30	MPU_CFG0	MPU interrupt configuration bit 0	R/W	0
29	Reserved	Reserved	R/W	0
28	TIMER3_CFG0	TIMER3 interrupt configuration bit 0	R/W	0
27	TIMER2_CFG0	TIMER2 interrupt configuration bit 0	R/W	0
26	SDIO_CFG0	SDIO interrupt configuration bit 0	R/W	0
25	SPI1_CFG0	SPI1 interrupt configuration bit 0	R/W	0
24	IRC_CFG0	IRC interrupt configuration bit 0	R/W	0
23	Reserved	Reserved	R	0
22	DMA4_CFG0	DMA4 controller interrupt configuration bit 0	R/W	0
21	DMA3_CFG0	DMA3 controller interrupt configuration bit 0	R/W	0
20	DMA2_CFG0	DMA2 controller interrupt configuration bit 0	R/W	0
19	DMA1_CFG0	DMA1 controller interrupt configuration bit 0	R/W	0
18	DMA0_CFG0	DMA0 controller interrupt configuration bit 0	R/W	0
17	SD_CFG0	SD/MMC interrupt configuration bit 0	R/W	0
16	UART1_CFG0	UART1 interrupt configuration bit 0	R/W	0
15	ADC_CFG0	ADC interrupt configuration bit 0	R/W	0
14	DAC_IIS_TX_CFG0	DAC or IIS-TX interrupt configuration bit 0	R/W	0
13	VAD_CFG0	VAD interrupt configuration bit 0	R/W	0
12	IIC1_CFG0	IIC1 interrupt configuration bit 0	R/W	0
11	IIC0_CFG0	IIC0 interrupt configuration bit 0	R/W	0
10	USB_CFG0	USB interrupt configuration bit 0	R/W	0
9	SPI0_CFG0	SPI0 interrupt configuration bit 0	R/W	0
8	I2S_CFG0	I2S interrupt configuration bit 0	R/W	0
7	GPIO_CFG0	GPIO interrupt configuration bit 0	R/W	0
6	UART0_CFG0	UARTO interrupt configuration bit 0	R/W	0
5	RTC_CFG0	RTC interrupt configuration bit 0	R/W	0
4	TIMER0_CFG0	TIMER0 interrupt configuration bit 0	R/W	0
3	TIMER1_CFG0	TIMER1 interrupt configuration bit 0	R/W	0
2	WD_CFG0	WatchDog interrupt configuration bit 0	R/W	0
1	PMU_CFG0	PMU interrupt configuration bit 0	R/W	0
0	BT_BASEBAND_CFG	0 BT Baseband interrupt configuration bit 0	R/W	0

Interrupt Config Registers. CPU can assign anyone interrupt source to one of the five interrupt requests.

INTC_CFG2	0	0	0	0	1
INTC_CFG1	0	0	1	1	х
INTC_CFG0	0	1	0	1	x
The interrupt request be assigned	0	1	2	3	4

### 9.5.3.4 INTC\_CFG1

### INTC\_CFG1 (Interrupt Configuration Register 1, offset = 0x0000000c)

Bit Number	Bit Mnemonic	Function	Access	Reset
31	Reserved	Reserved	R	0
30	MPU_CFG1	MPU interrupt configuration bit 1	R/W	0
29	Reserved	Reserved	R/W	0
28	TIMER3_CFG1	TIMER3 interrupt configuration bit 1	R/W	0
27	TIMER2_CFG1	TIMER2 interrupt configuration bit 1	R/W	0
26	SDIO_CFG1	SDIO interrupt configuration bit 1	R/W	0



25	SPI1_CFG1	SPI1 interrupt configuration bit 1	R/W	0
24	IRC_CFG1	IRC interrupt configuration bit 1	R/W	0
23	Reserved	Reserved	R	0
22	DMA4_CFG1	DMA4 controller interrupt configuration bit 1	R/W	0
21	DMA3_CFG1	DMA3 controller interrupt configuration bit 1	R/W	0
20	DMA2_CFG1	DMA2 controller interrupt configuration bit 1	R/W	0
19	DMA1_CFG1	DMA1 controller interrupt configuration bit 1	R/W	0
18	DMA0_CFG1	DMA0 controller interrupt configuration bit 1	R/W	0
17	SD_CFG1	SD/MMC interrupt configuration bit 1	R/W	0
16	UART1_CFG1	UART1 interrupt configuration bit 1	R/W	0
15	ADC_CFG1	ADC interrupt configuration bit 1	R/W	0
14	DAC_IIS_TX_CFG1	DAC or IIS-TX interrupt configuration bit 1	R/W	0
13	VAD_CFG1	VAD interrupt configuration bit 1	R/W	0
12	IIC1_CFG1	IIC1 interrupt configuration bit 1	R/W	0
11	IIC0_CFG1	IIC0 interrupt configuration bit 1	R/W	0
10	USB_CFG1	USB interrupt configuration bit 1	R/W	0
9	SPI0_CFG1	SPIO interrupt configuration bit 1	R/W	0
8	I2S_CFG1	I2S interrupt configuration bit 1	R/W	0
7	GPIO_CFG1	GPIO interrupt configuration bit 1	R/W	0
6	UART0_CFG1	UARTO interrupt configuration bit 1	R/W	0
5	RTC_CFG1	RTC interrupt configuration bit 1	R/W	0
4	TIMER0_CFG1	TIMER0 interrupt configuration bit 1	R/W	0
3	TIMER1_CFG1	TIMER1 interrupt configuration bit 1	R/W	0
2	WD_CFG1	WatchDog interrupt configuration bit 1	R/W	0
1	PMU_CFG1	PMU interrupt configuration bit 1	R/W	0
0	BT_BASEBAND_CFG	1 BT Baseband interrupt configuration bit 1	R/W	0

# 9.5.3.5 INTC\_CFG2

### INTC\_CFG2 (Interrupt Configuration Register 2, offset = 0x00000010)

Bit Number	Bit Mnemonic	Function	Access	Reset
31	Reserved	Reserved	R	0
30	MPU_CFG2	MPU interrupt configuration bit 2	R/W	0
29	Reserved	Reserved	R/W	0
28	TIMER3_CFG2	TIMER3 interrupt configuration bit 2	R/W	0
27	TIMER2_CFG2	TIMER2 interrupt configuration bit 2	R/W	0
26	SDIO_CFG2	SDIO interrupt configuration bit 2	R/W	0
25	SPI1_CFG2	SPI1 interrupt configuration bit 2	R/W	0
24	IRC_CFG2	IRC interrupt configuration bit 2	R/W	0
23	Reserved	Reserved	R	0
22	DMA4_CFG2	DMA4 controller interrupt configuration bit 2	R/W	0
21	DMA3_CFG2	DMA3 controller interrupt configuration bit 2	R/W	0
20	DMA2_CFG2	DMA2 controller interrupt configuration bit 2	R/W	0
19	DMA1_CFG2	DMA1 controller interrupt configuration bit 2	R/W	0
18	DMA0_CFG2	DMA0 controller interrupt configuration bit 2	R/W	0
17	SD_CFG2	SD/MMC interrupt configuration bit 2	R/W	0
16	UART1_CFG2	UART1 interrupt configuration bit 2	R/W	0
15	ADC_CFG2	ADC interrupt configuration bit 2	R/W	0



14	DAC_IIS_TX_CFG2	DAC or IIS-TX interrupt configuration bit 2	R/W	0
13	VAD_CFG2	VAD interrupt configuration bit 2	R/W	0
12	IIC1_CFG2	IIC1 interrupt configuration bit 2	R/W	0
11	IIC0_CFG2	IIC0 interrupt configuration bit 2	R/W	0
10	USB_CFG2	USB interrupt configuration bit 2	R/W	0
9	SPI0_CFG2	SPIO interrupt configuration bit 2	R/W	0
8	I2S_CFG2	I2S interrupt configuration bit 2	R/W	0
7	GPIO_CFG2	GPIO interrupt configuration bit 2	R/W	0
6	UART0_CFG2	UART0 interrupt configuration bit 2	R/W	0
5	RTC_CFG2	RTC interrupt configuration bit 2	R/W	0
4	TIMER0_CFG2	TIMER0 interrupt configuration bit 2	R/W	0
3	TIMER1_CFG2	TIMER1 interrupt configuration bit 2	R/W	0
2	WD_CFG2	WatchDog interrupt configuration bit 2	R/W	0
1	PMU_CFG2	PMU interrupt configuration bit 2	R/W	0
0	BT_BASEBAND_CFG2	BT Baseband interrupt configuration bit 2	R/W	0



# **10 Storage**

#### **SD/MMC Card Controller Features**

- Two SD/MMC Card Controller.
- compliant with MMC Specification 4.0
- compliant with SD card Specification 2.0
- Integrated Clock Delay Chain Technique to Regulate Card Interface Timing: Latching Delay Chain for input Signal, Output Delay Chain for output signal.
- Integrated Pull up resistance (value 51Komh) for Data and CMD line.
- Integrated CRC calculate and check circuit.
- Support 3.1V CLK/CMD/DATA PAD voltage.
- Maximal SD interface Clock: 50MHz
- SD0 Support SD 1line bus.
- SD1 Support SD 1/4line bus.
- Band Width: SD0:6.25, SD1:25MByte/S (max)



# **11 Transfer and Communication**

# 11.1 USB

### 11.1.1 Features

- Complies with the USB1.1 Specification
- Supports point-to-point communication with one full-speed device in Host mode(no HUB support).
- Supports full-speed in peripheral mode.
- Supports 2 IN endpoint and 1 OUT endpoint except endpoint0.
- Supports bulk Isochronous and Interrupt transfer.
- Partially configurable endpoint type and single, double triple or quad buffering.
- Integrated synchronous RAM as endpoint FIFOs.
- Supports suspend, resume and power managements function.
- Support remote wakeup for Device Mode.

# 11.2 TWI

### 11.2.1 Features

- Both master and slave functions support
- Support standard mode (100kbps) and fast-speed mode (400kpbs)
- Both master and slave supports DMA mode
- Only 7-bit address mode support
- Two TWI modules
- 8 Bit x8 TX FIFO and 8Bit x8 RX FIFO
- Supports general call

# **11.2.2 Function Description**

Two wire interfaces (TWI) bus is used to communicate across circuit-board distances. At the low end of the spectrum of communication options for "inside the box" communication is TWI.

TWI provides support for communication with various slow, on-board peripheral devices that are accessed intermittently, while being extremely modest in its hardware resource needs. It is a simple, low-bandwidth, short-distance protocol. Most available TWI devices operate at speeds up to 400Kbit/s, with some venturing up into the low megahertz range. TWI is easy to use to link multiple devices together since it has a built-in addressing scheme.

#### Note:

- 1. The TWI module is in Slave mode by default.
- 2. Generate the IRQ while the bus status changes.
  - A byte transfer complete, include transmit and receive data or address
  - A stop bit detected
- 3. Release the bus by software after receiving data or address.



# 11.2.3 Register List

Name	Physical Base Address	KSEG1 Base Address		
TWI0	0xc0130000	0xc0130000		
TWI1	0xc0150000	0xc0150000		

### Table 11-3 TWI Register Block Base Address

#### Table 11-4 TWI Registers Offset Address

Offset	Register Name	Description
0x00	TWI X_CTL	TWI Control Register
0x04	TWI x_CLKDIV	TWI Clock Divide Register
0x08	TWIx_STAT	TWI Status Register
0x0c	TWIx_ADDR	TWI Address Register
0x10	TWIx_TXDAT	TWI TX Data Register
0x14	TWIx_RXDAT	TWI RX Data Register
0x18	TWIx_CMD	TWI Command Register
0x1c	TWIx_FIFOCTL	TWI FIFO control Register
0x20	TWIx_FIFOSTAT	TWI FIFO status Register
0x24	TWIx_DATCNT	TWI Data transmit counter
0x28	TWIx_RCNT	TWI Data transmit remain counter

# **11.2.4 Register Description**

### 11.2.4.1 TWIx\_CTL

TWI DMA mode Control Register

Offset=0x00

Bits	Name	Description	R/W	Reset
31:11	-	Reserved	R	0x0
10	IRQC	TWI IRQ Control 0: set when RX FIFO received 1 bytes data in IRQ mode 1: set when RX FIFO received 4 bytes data in IRQ mode	RW	0x0
9:7		Resreved	RW	0x0
6	IRQE	IRQ Enable. 0: Disable 1: Enable	RW	0x0
5	EN	Enable. When enable, reset the status machine to IDLE 0: Disable 1: Enable	RW	0x0
4	-	Reserved	RW	0x0
3:2	GBCC	<ul> <li>Generating Bus Control Condition (only for master mode).</li> <li>00: No effect</li> <li>01: Generating START condition</li> <li>10: Generating STOP condition</li> <li>11: Generating Repeated START condition</li> <li>Write the slave address to the TWI_DAT register, select start or restart, and then the start or restart command follow by the slave address will occur on the bus.</li> </ul>	RW	0x0



1	RB	Release Bus. Write 1 to this bit will release the bus.	RW	0x0
0	GRAS	Generate ACK or NACK Signal. When receive data 0: generate the ACK signal at 9th clock of SCL 1: generate the NACK signal at 9th clock of SCL	RW	0x0

### 11.2.4.2 TWIx\_CLKDIV

TWI Clock Divide Control Register

Offset=0x04
-------------

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0x0
7:0	CLKDIV	Clock Divider Factor (only for master mode). TWI clock (SCL) can select standard (100kbps) mode and fast (400kbps) mode. Calculating SCL is as following: SCL=HOSC/(CLKDIV*16)	RW	0x0

N

# 11.2.4.3 TWIx\_STAT

TWI Status Register

Offset=0x08

Bits	Name	Description	R/W	Reset
31:11	-	Reserved	R	0x0
10	SRGC	Slave receive general call 0: not receive a general call 1: receive a general call	R	0x0
9	SAMB	Slave address match bit 0: slave address not match 1: slave address match	R	0x0
8	LBST	Last Byte Status Bit. 0: Indicate the last byte received or transmitted is address 1: Indicate the last byte received or transmitted is data	R	0x0
7	тсв	<ul> <li>Transfer complete bit</li> <li>0: not finish transfer</li> <li>1: In normal mode:</li> <li>A byte transfer finish, include transfer the ACK or NACK bit</li> <li>Writing 1 to this bit will clear it.</li> </ul>	RW	0x0
6	BBB	Bus busy bit 0: Not busy 1: Busy This bit will set to 1 while the start command detected, and set to 0 after the stop command	R	0x0
5	STAD	Start detect bit, include restart. The bit is clear when the TWI module is disable or when the STOP condition is detected. Writing 1 to the bit will clear it. 0: Start bit is not detected 1: Start bit is detected	RW	0x0



4	STPD	Stop detect bit The bit is clear when the TWI module is disable or when the START condition is detected. Writing 1 to the bit will clear it. 0: Stop bit is not detected 1: Stop bit is detected	RW	0x0
3	-	Reserved	RW	0x0
2	IRQP	IRQ Pending Bit. 1: IRQ 0: No IRQ Set condition: 1. transfer complete 2. detect normal stop bit ( no bus error ) 3. arbit fail Clear condition: Writing 1 to this bit will clear it.	RW	0x0
1	BEB	Bus error bit 0: No error occur 1: Bus error occur Write "1" to clear this bit The below conditions occur generate error bit: Detect stop bit right after detect start/restart bit. Detect stop, start bit when sending or receiving data.	RW	0x0
0	RACK	Receive ACK or NACK when transmit data or address 0: NACK 1: ACK The bit will be updated when the 9th of next byte clock arrived	R	0x0

# 11.2.4.4 TWIx\_ADDR

TWI Address Register	
Offset=0x0c	

Offset=0x0c					
Bits	Name	Description	R/W	Reset	
31: 8	-	Reserved	R	0x0	
7:1	SDAD	Own Slave Device Address. Only use in slave mode. TWI_Addr contains the own address of the module when the device is use in slave mode. Content of the register is irrelevant when the TWI module is functioning as a master.	RW	0x0	
0	-	Reserved.	R	0x0	

# 11.2.4.5 TWIx\_TXDAT

TWI Data Register

Offset=0x10

	Bits	Name	Description	R/W	Reset
Ξ	31:8	-	Reserved	R	0x0

ATS2819 Datasheet



7:0	DA	The registers of Data or address to be transfer, or received to. TWIDAT contains the byte to be transmitted on the TWI-bus or a byte that has been received from the TWI-bus. In master mode, along with the data byte to be transmitted, it also includes the slave address. The seven MSB's are the slave TWI device address while the LSB is the Read/Write bit. 8 level FIFO, 8 x 8bit	w	0x0
-----	----	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---	-----

### 11.2.4.6 TWIx\_RXDAT

**TWI Data Register** Offset=0x14

TWI Data Offset=0x	•			
Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0x0
7:0	DA	The Receive data Register 8 level FIFO, 8 x 8bit	R	0x0

### 11.2.4.7 TWIx\_CMD

# TWI Data Register

Offset=0x18	
-------------	--

Bits	Name	Description	R/W	Reset
31: 16	-	Reserved	R	0x0
15	SECL	Start to execute the command list 0: not execute	RW	0x0
		1: execute command		
14:13	-	Reserved	R	0x0
12	WRS	Write or Read select 0: write 1: read This bit only used in Slave mode.	RW	0x0
11	MSS	Master or slave mode select 0: slave mode 1: Master mode	RW	0x0
10	SE	Stop enable O: disable 1: enable	RW	0x0
9	NS	NACK select 0: not select 1: select generate the NACK signal at 9th clock of SCL of the last byte when read data	RW	0x0
8	DE	Data enable 0: disable 1: enable The counts of data transmitted depend on the TWIx_CNT register.	RW	0x0
7:5	SAS	Second address select	RW	0x0



	Actions	ATS2819	Datasheet	
		000: no address		
		001: 1 byte address		
		010: 2 byte address		
		011: 3 byte address		
		100: 4 byte address		
		101: 5 byte address		
		110: 6 byte address		
		111: 7 byte address		
4	RBE	Restart bit enable	RW	0x0
		0: not send restart bit		
		1: send restart bit		
3:1	AS	Address select	RW	0x0
		000: no address		
		001: 1 byte address		
		010: 2 byte address		
		011: 3 byte address		
		100: 4 byte address		
		101: 5 byte address		
		110: 6 byte address		
		111: 7 byte address		
		The address include slave address and slave internal memory		
		address.		
0	SBE	Start bit enable	RW	0x0
		0: not send start bit		
		1: send start bit		

# 11.2.4.8 TWIx\_FIFOCTL

TWI Counter Register Offset=0x1c

Bits	Name	Description	R/W	Reset
31:3	-	Reserved	R	0x0
2	TFR	TX FIFO reset bit Write 1 to reset TX FIFO, auto clear to 0 when Tx FIFO reset complete.	RW	0x0
1	RFR	RX FIFO reset bit Write 1 to reset RX FIFO, auto clear to 0 when Rx FIFO reset complete.	RW	0x0
0	NIB	NACK Ignore Bit O: not ignore, when receive NACK when write, generate Error, do not continue the command list execute, generate IRQ 1: ignore NACK, when receive NACK, don't generate error, and will continue the command list execute	RW	0x0

# 11.2.4.9 TWIx\_FIFOSTAT

TWI Counter Register Offset=0x20

Bits Name Description	R/W	Reset



31:16	_			
	-	Reserved	R	0x0
15:12	RFD	Rx FIFO level display	R	0x0
		This field indicate the current Rx FIFO level		•
11:8	TFD	Tx FIFO level display	R	0x0
		This field indicate the current Tx FIFO level		
7	-	Reserved	R	0x0
6	WRS	Write or read status bit when acts as slave,	R	0x0
		used only in FIFO mode		
		0: master write to slave		
		1: master read from slave		
5	TFF	TX FIFO full bit	R	0x0
		0: not full		
		1: full		
4	TFE	TX FIFO empty bit	R	0x0
		0: empty		
		1: not empty		
3	RFF	RX FIFO full bit	R	0x0
		0: not full		
		1: full		
2	RFE	RX FIFO empty bit	R	0x0
		0: empty		
		1: not empty		
1	RNB	Receive NACK Error bit	RW	0x0
		0: not receive NACK		
		1: receive NACK when write data		
		Write 1 to clear this bit		
0	CECB	Command Execute Complete bit	R	0x1
		0: not complete		
		1: complete		

# 11.2.4.10 TWIx\_DATCNT

TWI Counter Register Offset=0x24

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0x0
7:0	тс	Data Transmit counter	RW	0x0

# 11.2.4.11 TWIx\_RCNT

TWI remain Counter Register Offset=0x28

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0x0
7:0	тс	The counter of data remain, which have not transmitted.	R	0x0




# 11.3.1 Features

ATS2819 support one UART interface, the UART has the following features:

- 5-8 Data Bits and LSB first in Transmit and Received
- 1-2 Stop Bits
- Even, Odd, or No Parity
- 16 Byte Transmit and Receive FIFOs
- Capable of speeds up to 6Mbps to enable connections with Bluetooth and other peripherals
- Support IRQ and DMA mode to transmit data
- Support RTS/CTS Automatic Hardware Flow Control to reduce interrupts to host system
- Add UART RX DMA counter for valid data in RAM

### **11.3.2 Operation Manual**





#### Figure 11-1 UART operation flow

# 11.3.3 Register List

#### Table 11-5 UART Registers Block Base Address

Name	Physical Base Address	KSEG1 Base Address
UART0	0xC01A0000	0xC01A0000
UART1	0xC01B0000	0xC01B0000

#### Table 11-6 UART Registers Offset Address

Offset	Register Name	Description
0x0000	UARTx_CTL	UART Control Register
0x0004	UARTx_RXDAT	UART Receive FIFO Data Register
0x0008	UARTx_TXDAT	UART Transmit FIFO Data Register
0x000C	UARTx_STA	UART Status Register
0x0010	UARTx_BR	BAUDRATE divider register

# **11.3.4 Register Description**

### 11.3.4.1 UARTx\_CTL

#### **UART Control Register**

Offset=0x0000

Bits	Name	Description	R/W	Reset
31	RXENABLE	UART RX disable	R/W	0x0
		1: normal		
		0: disable		
30	TXENABLE	UART TX disable	R/W	0x0
		1: normal		
		0: disable		
29:26	Reserved	Reserved	R	Х
25:24	DBGSEL	UART debug select control.	R/W	0x0
23	TX_FIFO_EN	UART TX FIFO enable:	R/W	0x0
		0: Disable		
		1: Enable		
22	RX_FIFO_EN	UART RX FIFO enable:	R/W	0x0
		0: Disable		
		1: Enable		
21	TXAHB_DMA_SE	UART TX FIFO Clock Select	R/W	0x0
	L	0: AHB Clock		
		1:DMA Clock		
20	LBEN	Loop Back Enable.	R/W	0x0
		Set this bit to enable a loop back mode that data coming on the		
		output will be presented on the input.		
		And if we enable AFE, UART_RST's output will be presented on		
		UART_CTS.		
		0: Disable		
		1: Enable		
19	TXIE	UART TX IRQ Enable.	R/W	0x0
		0: Disable		



		A13201.		-
		1: Enable		
18	RXIE	UART RX IRQ Enable.	R/W	0x0
		0: Disable		
		1: Enable		
17	TXDE	UART TX DRQ Enable.	R/W	0x0
		0: Disable		
		1: Enable		
16	RXDE	UART RX DRQ Enable.	R/W	0x0
		0: Disable		
		1: Enable		
15	EN	UART Enable.	R/W	0x0
		0:disable		
		1: enable		
14	RXAHB_DMA_SE	UART RX FIFO Clock Select	R/W	0x0
	L	0: AHB Clock		
		1:DMA Clock		
13	RTSE	RTS Enable.	R/W	0x0
		When this bit is set, request to send data.	•	
		Note: This bit has no effect if Autoflow enable bit is set.		
		0: request to send data		
		1: no request		
12	AFE	Autoflow mode Enable	R/W	0x0
		Setting this bit enables automatic hardware flow control.	,	
		Enabling this mode overrides software control of the signals.		
		0: Autoflow mode disable (normal mode)		
		1: Autoflow mode enable		
11:10	RDIC	UART RX DRQ/IRQ Control	R/W	0x0
		00: set when RX FIFO received at least one byte data in IRQ	.,	
		mode.		
		01: set when RX FIFO received 4 bytes data in IRQ mode		
		10: set when RX FIFO received 8 bytes data in IRQ/DRQ mode		
		11: set when RX FIFO received 12 bytes data in IRQ/DRQ mode		
		In DMA burst mode (normal DMA), DO not set 00,01 because at		
		lease 8 bytes necessary.		
9:8	TDIC	UART TX DRQ/IRQ Control	R/W	0x0
		00: set when TX FIFO is at least 1 byte empty in IRQ mode.	,	
		01: set when TX FIFO is 4 bytes empty in IRQ mode.		
		10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode.		
		11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode.		
		In DMA mode, DO not set 00,01 because at lease 8 bytes		
		necessary.		
7	CTSE	CTS Enable.	R/W	0x0
		If this bit is 1, the transmitter checks CTS- before sending the		
		next data byte.		
		Note: This bit has no effect if Autoflow enable bit is set.		
		0: do not checks CTS- before sending		
		5		1
		1: checks CTS- before sending		
6:4	PRS	1: checks CTS- before sending Parity Select.	R/W	0x0
6:4	PRS	Parity Select.	R/W	0x0
6:4	PRS	Parity Select. Bit 6: PEN, Parity enable	R/W	0x0
6:4	PRS	Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity	R/W	0x0
6:4	PRS	Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity	R/W	0x0
6:4	PRS	Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity	R/W	0x0



		1 0 1 logic 1		
		1 1 0 Even		
		1 1 1 logic 0		
3	Reserved	Reserved	R	Х
2	STPS	<ul> <li>STOP Select.</li> <li>If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, 2 stop bits are generated.</li> <li>0: 1 stop bit</li> <li>1: 2 stop bit</li> </ul>	R/W	0x0
1:0	DWLS	Data Width Length Select. 00: 5 bits 01: 6 bits 10: 7 bits 11: 8 bits	R/W	0x0

### 11.3.4.2 UARTx\_RXDAT

#### UART Receive FIFO Data Register

Offset=0x0004

Bits	Name	Description	R/W	Reset
31:8	Reserved	Reserved	R	Х
7:0	RXDAT	Received Data. The depth of FIFO is 8bit×16levels.	R	х

# 11.3.4.3 UARTx\_TXDAT

### UART Transmit FIFO Data Register

Offset=0x0008

Bits	Name	Description	R/W	Reset
31:8	Reserved	Reserved	R	Х
7:0	TXDAT	Transmitted Data. The depth of FIFO is 8bit×16 levels	W	0x0

# 11.3.4.4 UARTx\_STA

#### UART Status Register Offset=0x000c

Bits	Name	Description	R/W	Reset
31:24	Reserved	Reserved	R	Х
23	PAER	Parity Status.	R/W	0x0
		0: Parity OK		
		1: Parity error.		
		Writing 1 to the bit will clear the bit.		
		When parity error.		
22	STER	Stop Status.	R/W	0x0
		0: Stop OK		
		1: Stop error.		
		Writing 1 to the bit will clear the bit.		
		When stop bit detect error.		
21	UTBB	UART TX busy bit	R	0x0
		0:not busy, TX FIFO is empty and all data be shift out		



		1:busy		
20:16	TXFL	TX FIFO Level.	R	0x10
		The field indicates the current TX FIFO empty level.		
15:11	RXFL	RX FIFO Level.	R	0x0
		The field indicates the current RX FIFO level of valid data.		
10	TFES	TX FIFO empty Status	R	0x1
		0: no empty		
		1: empty		
9	RFFS	RX FIFO full Status	R	0x0
		0: no full		
		1: full		
8	RTSS	RTS Status.	R	0x0
		The bit reflects the status of the external RTS- pin.		
7	CTSS	CTS Status.	R	Х
		The bit reflects the status of the external CTS- pin.		
6	TFFU	TX FIFO Full.	R	0x0
		1: Full		
		0: No Full		
5	RFEM	RX FIFO Empty.	R	0x1
		1: Empty		
		0: No Empty		
4	RXST	Receive Status.	R/W	0x0
		0: receive OK		
		1: receive error.		
		Writing 1 to the bit will clear the bit.		
		When clock error.		
3	TFER	TX FIFO Error.	R/W	0x0
		0: No Error		
		1: Error		
		Writing 1 to the bit will clear the bit.		
2	RXER	RX FIFO Error.	R/W	0x0
		0: No Error		
		1: Error		
		Writing 1 to the bit will clear the bit.		
1	TIP	TX IRQ Pending Bit.	R/W	0x1
		0: No IRQ		
		1: IRQ		
		Writing 1 to the bit to clear the bit.		
0	RIP	RX IRQ Pending Bit.	R/W	0x0
		0: No IRQ		
		1: IRQ		
		Writing 1 to the bit to clear it.		

# 11.3.4.5 UARTx\_BR

### UART BAUDRATE divider register

Offset=0x0010

Bits	Name	Description	R/W	Reset
31:28	Reserved	Reserved	R	Х
27:16	TXBRDIV	UART TX BAUDRATE divider	R/W	0x028
		BaudRate= Colck_source/BaudRate divider		
		Clock_source=HOSC or CK24M,		
		selected by CMU_UARTCLK[0]		



15:12	Reserved	Reserved	R	Х
11:0	RXBRDIV	UART RX BAUDRATE divider	R/W	0x028
		BaudRate= Colck_source/BaudRate divider		
		Clock_source=HOSC or CK24M,		
		selected by CMU_UARTCLK[0]		

# 11.4 SPI0

# 11.4.1 Features

SPIO is a combination module which includes conventional SPI and SPI\_Cache interface.

- Only support master mode
- Support mode0 and mode3
- Support AHB and Cache access SPI and DMA interface
- Only Support 8bit transfer mode
- Support 32 bit seed 8bit randomize
- Support 3wire
- Support 16 level delay chain, 1ns/step
- Support 1x/2x/dual/4x/quad access SPI NOR
- Support 16bit CRC only when Cache access fifo, not support CRC when AHB access fifo
- Support cache abort
- Support 100MHz spi\_clk as highest speed
- Let R = spi\_clk/cpu\_clk. In 1x mode, R < 160; In 2x/dual mode, R < 80; In 4x/quad mode, R < 40

# 11.5 SPI1

### 11.5.1 Features

- A Support SPI normal mode: mode 0\1\2\3
- Only support normal 4 wire mode
- Support IRQ and DMA mode to transmit data



# 11.5.2 Operation Manual




Figure 11-2 SPI1 operation flow



# 11.5.3 Register List

Table 11-7 SPI1 Registers Block Base Address			
Name Physical Base Address KSEG1 Base		KSEG1 Base Address	
SPI1	0xC00F0000	0xC00F0000	

#### Table 11-8 SPI1 Registers Offset Address

Offset	Register Name	Description	
0x0000	SPI1_CTL	SPI Control Register	
0x0004	SPI1_STA	SPI Status Register	
0x0008	SPI1_TXDAT	SPI Transmit FIFO Data Register	
0x000C	SPI1_RXDAT	SPI Receive FIFO Data Register	
0x0010	SPI1_BC	SPI Byte Counter Low Register	

# **11.5.4 Register Description**

# 11.5.4.1 SPI1\_CTL

### SPI1 Control Register

Offset=0x0000

Bits	Name	Description	R/W	Reset
31	CLKSEL	FIFO write or read clock select 0: use CPU clock 1: use DMA clock	R/W	0
30	FWS	FIFO width select 0: 8bit 1: 32bit	R/W	0
29:28	SPI_MODE_SELECT	SPI Mode Select 00: Mode0 01: Mode1 10: Mode2 11: Mode3	R/W	0x3
27:23		Reserved	R/W	0
22	MSS	Master or Slave mode select 0: Master mode 1: Slave mode	R/W	0
21	MSB	SPI LSB/MSB First Select 0: SPI transmit and receive MSB first 1: SPI transmit and receive LSB first	R/W	0
20	RX_WRITE_SEL	SPI Rx Write Select Select suitable cycle To sample the right rx data 0: delay 2 spi_clk cycle (used when SPI_DELAY <= 4'b1000) 1: delay 3 spi_clk cycle (used when SPI_DELAY <= 4'b1111)	R/W	0
19:16	SPI_DELAY	SPI Master read clock delay time (valid when SPI_WR select write/read and read mode) 0000: no delay 0001: delay 1 ns	R/W	0000



		0010: delay 2 ns		
		0011: delay 3 ns		
		0100: delay 4 ns		
		0101: delay 5 ns		
		0110: delay 6 ns		
		0111: delay 7 ns		
		1000: delay 8 ns		
		1001: delay 9 ns		
		1010: delay 10 ns		
		1011: delay 11 ns		
		1100: delay 12 ns		
		1101: delay 13 ns		
		1110: delay 14 ns		
		1111: delay 15 ns		
15:12	-	Reserved	R/W	0
15.12	-		R/ VV	0
		SPI TX DRQ Enable		
		Trigger DRQ when SPI TX FIFO at least 1 level		
11	SPI_TDRQ_EN	empty; When DMA remain counter < 4, trigger	R/W	0
		DRQ until all data transfer completely;		
		0: disable		
		1: enable		
		SPI RX DRQ Enable		
		Trigger DRQ when SPI RX FIFO at least 1 level		
10	SPI_RDRQ_EN	full.; When DMA remain counter < 4, trigger	R/W	0
10		DRQ until all data received completely;	1,7 00	U
		0: disable		
		1: enable		
		SPI TX IRQ Enable		
		Trigger SPI TX IRQ when SPI TX FIFO at least 2		
9	SPI_TIRQ_EN	level empty	R/W	0
		0: disable		
		1: enable		
		SPI RX IRQ Enable		
		Trigger SPI RX IRQ when SPI RX FIFO is not		
8	SPI_RIRQ_EN	empty.	R/W	0
		0: disable		
		1: enable		
7:6	-	Reserved	R/W	0
		SPI Tx FIFO Enable		
5	SPI_TX_FIFO_EN	0: Disable	R/W	0
-		1: Enable	,	-
		SPI Rx FIFO Enable		
4	SPI_RX_FIFO_EN	0: Disable	R/W	0
		1: Enable	1.7	Ŭ
		SPI NSS pin control output		
2			р Ли	1
3	SPI_SS	0: output low	R/W	1
		1: output high		
		SPI Master MOSI and MISO loopback enable	R/W	0
2	SPI_LOOP	(AHB Interface Only)		
	_	0: disable		
		1: enable		ļ
1:0	SPI_WR	SPI Read/Write Mode (AHB Interface Only)	R/W	00
		00: disable	,	



ATS2819	Datasheet
7002025	Batabileet

	01: Read only	
	10: Write only	
	11: Read and Write	

#### SPI1\_STA 11.5.4.2

# SPI Status Register Offset=0x0004

Bits	Name	Description	R/W	Reset
31:12	Reserved	Reserved	R	x
11	TFWO	TX FIFO error pending if Write FIFO overflow occur D: no error 1: error occur Write 1 to clear this bit		0
10	Reserved	Reserved	R	x
9	RFWO	RX FIFO error pending if Write FIFO overflow occur 0: no error 1: error occur Write 1 to clear this bit	RW	0
8	TFRO	RX FIFO error pending if Read FIFO overflow occur 0: no error 1: error occur Write 1 to clear this bit	RW	0
7	SPI_RXFU	SPI RX FIFO Full 0: not full 1: full	R	0
6	SPI_RXEM	SPI RX FIFO Empty 0: not empty 1: empty	R	1
5	SPI_TXFU	SPI TX FIFO Full 0: not full 1: full	R	0
4	SPI_TXEM	SPI TX FIFO Empty 0: not empty 1: empty	R	1
3	SPI_TIRQ_PD	SPI TX IRQ Pending, Write 1 to this bit will clear it. 0: No TX IRQ Pending 1: TX IRQ Pending.	R/W	0
2	SPI_RIRQ_PD	SPI RX IRQ Pending, Write 1 to this bit will clear it. 0: No RX IRQ Pending 1: RX IRQ Pending.	R/W	0
1	Reserved	Reserved	R	x
0	SPI_BUSY	<ul> <li>SPI master busy status bit.</li> <li>O: SPI idle status</li> <li>1: SPI busy status (Clock is transmiting or Rx Remain Counter doesn't reduced to zero)</li> </ul>	R	0



#### SPI Transmit FIFO Data Register

Bit(s)	Name	Description	R/W	Reset
31:0	SPI_TXDAT	SPI TX FIFO,32bitx4 levels When SPI1_CTL[30] select 8bit width, bit[7:0] is valid. 8bitx16levels When SPI1_CTL[30] select 32bit width, bit[31:0] is valid. Be read as zero.	W	0

### 11.5.4.4 SPI1\_RXDAT

#### SPI Receive FIFO Data Register

Offset=0x00c

Bit(s)	Name	Description	R/W	Reset
31:0	SPI_RXDAT	SPI RX FIFO, When SPI1_CTL[30] select 8bit width, bit[7:0] is valid. 8bitx16levels When SPI1_CTL[30] select 32bit width, bit[31:0] is valid. 32bitx4 levels	R	0

### 11.5.4.5 SPI1\_BC

SPI Bytes Count Register, this register is used for setting SPI bytes counter bits in the SPI read mode only.

Offset=0x0010

Bit(s)	Name	Description	R/W	Reset
31:13	Reserved	Reserved	R	0
12:0	SPI_BC	Bytes Counter [12: 0]	R/W	0


# 11.6 IRC

# 11.6.1 Features

- Support de-bounce function
- Support IRC(infrared remote control) Inputs
- Support RC5\RC6\9012\NEC(8bit) protocol, compatible 36kHz, 38kHz, 40kHz carrier.
- Need to connect an IR receiver when use.



### 11.6.2 Operation Manual



# 11.6.3 Register List

Name	Physical Base Address	KSEG1 Base Address		
IRC	0xc01c0000	0xc01c0000		

#### Table 11-10 IRC Registers Offset Address

Offset	Register Name	Description
0x0050	IRC_CTL	Infrared remote control(IRC) interface control register
0x0054	IRC_STA	IRC status register
0x0058	IRC_CC	IRC customer code register



IRC key data code register

# **11.6.4 Register Description**

# 11.6.4.1 IRC\_CTL

#### infrared remote control register

Offset=0x0050

Bits	Name	Description	R/W	Reset
31:17	Reserved		R	0
16	DBB_EN	Debounce Bypass enable 0: bypass disable 1:bypass enable	RW	0x0
15:4	DBC	Debounce counter, 1 counter=1/200KHz Default counter=40=200us	RW	0x028
3	IRE	IRC enable 0: disable 1:enable	RW	0
2	IIE	IRC IRQ enable 0:disable 1:enable	RW	0
1:0	ICMS	IRC coding mode select 00:9012 code 01:8bits NEC code 10:RC5 code 11: RC6 code	RW	0

# 11.6.4.2 IRC\_STA

### Infrared remote status register

Offset=0x0054

Bits	Name	Description	R/W	Reset
31:7	Reserved		R	0
6	UCMP	User code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:user code match 1:user code don't match	RW	0
5	KDCM	Key data code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:key data code match 1:key data code don't match	RW	0
4	RCD	Repeated code detected, Write 1 to this bit will clear it, otherwise don't change 0: no repeat code 1: detect repeat code	RW	0
3	Reserved		R	0
2	IIP	IRC IRQ pending bit. write 1 to this bit will clear it 0:no IRQ pending 1: IRQ pending	RW	0



1	Reserved		R	0
0	IREP	<ul><li>IRC receive error pending.</li><li>0: receive ok</li><li>1: receive error occurs if not match the protocol. Writing 1 to this bit will clear this bit, or auto clear if receive the correct user code and key data code the next time.</li></ul>	RW	0

# 11.6.4.3 IRC\_CC

#### **Infrared remote control customer code register.** Offset=0x0058

Bits	Name	Description	R/W	Reset
31:16	CCRCV	customer code received In RC5 mode, Bit 4:0 is the customer code In 9012 mode, Bit 7:0 is the customer code, Bit 15:8 is the second customer code. The value is equal In 8 bit NEC mode, Bit 7:0 is the customer code, Bit 15:8 is the customer anti-code In RC6 mode, Bit 7:0 is the customer code.	R	0
15:0	ICCC	Infrared remote control customer code In RC5 mode, Bit 4:0 is the customer code In 9012 mode, Bit 7:0 is the customer code, Bit 15:8 is the second customer code. The value is equal In 8 bit NEC mode, Bit 7:0 is the customer code, Bit 15:8 is the customer anti-code In RC6 mode, Bit 7:0 is the customer code.	RW	0

# 11.6.4.4 IRC\_KDC

# Infrared remote control KEY data code register.

Offset=0x005C

Bits	Name	Description	R/W	Reset
31:16	Reserved		R	0
15:0	IKDC	IRC key data code In RC5 mode, Bit 5:0 is the Key data In 9012 and 8 bit NEC mode, Bit 7:0 is the Key data, Bit 15:8 is the Key anti-data	R	0

# 11.7 PWM

### 11.7.1 Features

PWM is multiplexing with GPIO, features of PWM are listed below:

- Support 9 PWM output
- Frequency ranges from 0.015625Hz~80K, adjustable. Under normal mode, PWM can output 256 kinds of duty cycles
- Breath mode PWM supports various frequency breathing lights.



### 11.7.2 Operation Manual




Figure 11-4 PWM Configuration

For example, if Duty =50% and the Blinking period is two seconds, T=2/256, the Frequency of the PWM controller clock is 1/T=128Hz, So CMU\_PWMxCLK can be configured as 0xF9, PWMx\_CTL can be configured as 0x0800007F.

# 11.7.3 Register List

Name	Physical Base Address	KSEG1 Base Address
PWM	0xC00D0000	0xC00D0000

Offset	Register Name	Description	
0x00	PWM0_CTL	PWM0 Output Control	
0x04	PWM1_CTL	PWM1 Output Control	
0x08	PWM2_CTL	PWM2 Output Control	
0x0C	PWM3_CTL	PWM3 Output Control	
0x10	PWM4_CTL	PWM4 Output Control	
0x14	PWM5_CTL	PWM5 Output Control	
0x18	PWM6_CTL	PWM6 Output Control	
0x1C	PWM7_CTL	PWM7 Output Control	
0x20	PWM8_CTL	PWM8 Output Control	

#### Table 11-12 PWM Registers Offset Address

### **11.7.4 Register Description**

### 11.7.4.1 PWM0\_CTL

#### **PWM0 Output Control Register**

Offset=0x00

	Bit(s)	Name	Description	R/W	Reset
--	--------	------	-------------	-----	-------



31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

# 11.7.4.2 PWM1\_CTL

# PWM1 Output Control Register

Offset=0x04

Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	Н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256	RW	0x0





Only Active in Normal Mode

#### PWM2\_CTL 11.7.4.3

### **PWM2 Output Control Register**

Offset=0x08

Offset=0x		Description	D/14/	Deset
Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
		PWM enable:		
28	PWM_EN	0: disable	RW	0x0
		1: enable		
		Polarity select:		
27		0:PWM low voltage level active	DW	0.0
27	POL_SEL	1:PWM high voltage level active	RW	0x0
		Only Active in Normal Mode		
		Mode Select:		
26	Mode_SEL	0: Normal Mode	RW	0x0
	_	1: Breath_Mode		
		Time of Every Duty =1/32 32/32:		
25:24	Q	Rising and falling time T2=(Q+1)*32*32t	RW	0x0
		t is the period of CMU_PWM		
		Time of Duty =32/32 :		
23:16	н	High Level Time = H*32t	RW	0x0
		t is the period of CMU_PWM		
		Time of Duty =0/32 :		
15:8	L	Low Level Time = L*32t	RW	0x0
		t is the period of CMU_PWM		
		Duty Select:		
7:0	DUTY	T Active = $(Duty+1)/256$	RW	0x0
		Only Active in Normal Mode		

# 11.7.4.4 PWM3\_CTL

#### **PWM3 Output Control Register**

Offset=0x0C						
Bit(s)	Name	Description	R/W	Reset		
31:29	Reserved	Reserved	R	0x0		
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0		
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0		
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0		
25:24	Q	Time of Every Duty =1/3232/32:	RW	0x0		



		Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM		
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

### 11.7.4.5 PWM4\_CTL

#### PWM4 Output Control Register

Offset=0x10

Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	Н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

### 11.7.4.6 PWM5\_CTL

### **PWM5 Output Control Register**

Offset=0x14

Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable	RW	0x0



		1: enable		
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

# 11.7.4.7 PWM6\_CTL

### PWM6 Output Control Register

11.7.4.7 PWM6_CTL PWM6 Output Control Register Offset=0x18						
Bit(s)	Name	Description	R/W	Reset		
31:29	Reserved	Reserved	R	0x0		
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0		
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0		
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0		
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0		
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0		
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0		
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0		



### **PWM7 Output Control Register**

Offset=0x1C

Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

# 11.7.4.9 PWM8\_CTL

#### PWM8 Output Control Register

Offset=0x20

Bit(s)	Name	Description	R/W	Reset
31:29	Reserved	Reserved	R	0x0
28	PWM_EN	PWM enable: 0: disable 1: enable	RW	0x0
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Rising and falling time T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0



15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

# 12 GPIO and I/O Multiplexer

# **12.1 Features**

#### GPIO (General Purpose Input /Output) MFP:

GPIO can output 0 or 1 and detect the signal level of the external circuit. Each GPIO has its own enable control bit and data registers. But the PADs are limited, so MFP module is designed for multiplexing these PADs. Features of GPIO are listed below:

- 22 Programmable GPIOs, and 10 analog IOs can also config as GPIOs.
- All PADs have internal pull down resistors (100KOhm) or pull up resistors (100 KOhm/50 KOhm/10KOhm)
- Driving strength adjustable
- Automatically switching PAD function
- All PADs have external Interrupts function

WIO (Wake up I/O) MFP:

• 1 wake up I/O can wake up SOC externally, and these I/O can be config as Special I/O. The Maximum work frequency should no more than 10KHz.

Settings in actual practice please consult our engineers. The multiplexing relationship can be found in *Pin Description list*.



# 12.2.1 Block Diagram





Figure 12-1 Block Diagram of GPIO controller

### 12.2.2 Multi-function Switch Operation

- 1. Some pin can be multiplexed as three kinds of functions: module function (MFP), GPIO function, Analog function, which can be configured by setting registers of MFP, GPIOINEN / GPIOOUTEN, and AD\_SELECT.
- 2. The function priority of some multiplexed pin are Analog function > GPIO function & MFP function. GPIO and MFP are digital functions.
- 3. Some pin can be multiplexed as analog function and digital function. If the pin is used as digital function, analog function must be disabled firstly by setting AD\_SELECT register.
- 4. Some MFP modules have their own pull-up and pull-down resistors, referring the chapter Pad PU control register and Pad PD control register; when the pin is multiplexed as MFP module function, the modules pull-up/pull-down resistors will be enabled automatically and the pull-up/pull-down resistors of GPIOs must be DISABLED, or the voltage level and functions will be abnormal.
- 5. The multiplexing register is AD\_SELECT.




#### 12.2.3 GPIO Output





#### 12.2.4 GPIO Input





#### 12.2.5 GPIO Output/Input Loop Test




Figure 12-4 GPIO In/Out Loop Test



Table 12-1 Table GPTO_IMFP Controller Registers Address			
Name	Physical Base Address	KSEG1 Base Address	
GPIO_MFP	0xc0090000	0xc0090000	

Register Name	Description	Voltage
GPIO0 CTL	GPIO0 control Register	VDD
-		VDD
-		VDD
		VDD
-		VDD
		VDD
-	,	VDD
	-	VDD
		VDD
GPIO12 CTL		VDD
		VDD
-		VDD
-		VDD
	÷	VDD
GPIO38_CTL	work in VCC domain)	
GPIO39_CTL	GPIO39 control Register(GPIO39 work in VCC domain)	VDD
		VDD
GPIO40_CTL	- ·	
		VDD
GPIO41_CTL	work in AVCC domain)	
	GPIO42 control Register(GPIO42	VDD
GPIO42_CTL	work in VCC domain)	
	GPIO43 control Register(GPIO43	VDD
GPI043_CTL	work in VCC domain)	
	GPIO44 control Register(GPIO44	VDD
GPI044_CTL	work in AVCC domain)	
	GPIO45 control Register(GPIO45	VDD
	work in AVCC domain)	
	GPIO46 control Register(GPIO46	VDD
	work in AVCC domain)	
GPIO47_CTL	GPIO47 control Register(GPIO47	VDD
GPIO_ODAT0	GPIO Output Data register 0	VDD
	GPIO0_CTL         GPIO1_CTL         GPIO2_CTL         GPIO3_CTL         GPIO5_CTL         GPIO6_CTL         GPIO7_CTL         GPIO9_CTL         GPIO12_CTL         GPIO12_CTL         GPIO12_CTL         GPIO12_CTL         GPIO20_CTL         GPIO12_CTL         GPIO21_CTL         GPIO22_CTL         GPIO23_CTL         GPIO24_CTL         GPIO38_CTL         GPIO39_CTL         GPIO4_CTL         GPIO4_CTL         GPIO24_CTL         GPIO38_CTL         GPIO41_CTL         GPIO41_CTL         GPIO44_CTL         GPIO45_CTL         GPIO45_CTL	GPI00_CTLGPI00 control RegisterGPI01_CTLGPI01 control RegisterGPI02_CTLGPI02 control RegisterGPI03_CTLGPI04 control RegisterGPI05_CTLGPI05 control RegisterGPI06_CTLGPI06 control RegisterGPI09_CTLGPI07 control RegisterGPI09_CTLGPI09 control RegisterGPI01_CTLGPI010 control RegisterGPI01_CTLGPI011 control RegisterGPI01_CTLGPI011 control RegisterGPI01_CTLGPI012 control RegisterGPI012_CTLGPI012 control RegisterGPI013_CTLGPI019 control RegisterGPI019_CTLGPI019 control RegisterGPI02_CTLGPI019 control RegisterGPI02_CTLGPI019 control RegisterGPI02_CTLGPI020 control RegisterGPI02_CTLGPI021 control RegisterGPI02_CTLGPI022 control RegisterGPI02_CTLGPI022 control RegisterGPI02_CTLGPI023 control RegisterGPI02_CTLGPI024 control RegisterGPI02_CTLGPI025 control RegisterGPI03_CTLGPI038 control Register(GPI038 work in VCC domain)GPI040_CTLGPI040 control Register(GPI041 work in AVCC domain)GPI041_CTLGPI041 control Register(GPI041 work in AVCC domain)GPI043_CTLGPI043 control Register(GPI044 

#### Table 12-1 Table GPIO\_MFP Controller Registers Address



0x0104	GPIO_ODAT1	GPIO Output Data register 1	VDD
0x0108	GPIO_BSR0	GPIO Output Data bit set register 0	VDD
0x010C	GPIO_BSR1	GPIO Output Data bit set register 1	VDD
0x0110	GPIO_BRR0	GPIO Output Data bit reset register 0	VDD
0x0114	GPIO_BRR1	GPIO Output Data bit reset register 1	VDD
0x0118	GPIO_IDAT0	GPIO Input Data register 0	VDD
0x011C	GPIO_IDAT1	GPIO Input Data register 1	VDD
0x0120	GPIO_PD0	GPIO IRQ Pending register 0;	VDD
0x0124	GPIO_PD1	GPIO IRQ Pending register 1;	VDD
0x0140	WIO0_CTL	Wake up IO0/SIO0 control Register(WIO0 work in SVCC domain)	RTCVDD

# **12.4 GPIO Register Description**

## 12.4.1 GPIO0\_CTL

GPIO0 control Register Offset=0x0C

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul> <li>GPIO INTC mask.</li> <li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li> <li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li> </ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0×0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA	R/W	0x1

 $\operatorname{Copyright}^{\scriptscriptstyle \otimes}$  2019 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		010:Level 3: 6mA		
		011:Level 4: 8mA		
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable		
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO 50K PU Enable.		
8	GPIO50KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
4	Reserved	Reserved	R	0x0
		Multi-Function of GPIO		
		0x0: SD0_CMD		
		0x1: GPIO0		
		0x2: UARTO_CTS		
		0x3: FMCLKOUT	D /h /	
3:0	MFP	Ox4: SPI1_SS	R/W	0x0
		0x5: PWM0		
		0x6: I2STX_BCLK		
		0x7: I2SRX_BCLK		
		Others: Reserved;		
		-		

## 12.4.2 GPIO1\_CTL

#### GPIO1 control Register Offset=0x10

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul> <li>GPIO INTC mask.</li> <li>0: Mask the interrupt, do not send the interrupt to the INTC module;</li> <li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li> </ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode	R/W	0x0



		000: rising edge		
		001: falling edge		
		010:dual edge		
		011: hight level		
		100: low level		
		Others: Reserved		
		GPIO INTC Enable.		
		0: Disable;		
		Do not generate IRQ pending and do not send		
		IRQ to INTC.		
20	GPIO_INTCEN	1: Enable;	R/W	0x0
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO_INTC_MSK is '1'.		
19:15	Decembed	Reserved	R	0.40
19:15	Reserved		ĸ	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x3
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable		
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable	,	ene
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
5	CHOODIEN	1: Enable		0.0
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
5		1: enable		0.00
4	Decembed		D	0.40
4	Reserved	Reserved	R	0x0
		Multi-Function of GPIO		
		0x0: SD0_CLK		
		0x1: GPIO1		
		0x2: UARTO_RTS		
3:0	MFP	0x3: UART0_RX	R/W	0x0
		0x4: SPI1_CLK		
		0x5: PWM1		
		0x6: I2STX_LRCLK		
		0x7: I2SRX_LRCLK		



Others: Reserved;

### 12.4.3 GPIO2\_CTL

**GPIO2** control Register

Offset=0	)x14

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         111:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO50KPUEN	GPIO 50K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIO Input Enable. 0: Disable 1: Enable	R/W	0x0



6	GPIOOUTEN	GPIO Output Enable. 0: Disable 1: Enable	R/W	0x0
5	SMIT	PAD Schmitt enable bit of GPIO: 0: disable 1: enable	RW	0x0
4	Reserved	Reserved	R	0x0
3:0	MFP	Multi-Function of GPIO 0x0: SD0_DAT 0x1: GPIO2 0x2: UART0_TX 0x3: TWI0_SDA 0x4: SPI1_MOSI 0x5: IR_RX 0x6: I2STX_MCLK 0x7: I2SRX_MCLK Others: Reserved;	R/W	0x0

#### 12.4.4 GPIO3\_CTL

#### GPIO3 control Register Offset=0x18

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA	R/W	0x1



		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable	,	
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
4	AD Salact	1:Analog Function(LRADC9)	R/W	0x0
4	AD_Select	Note: There is only one GPIO can be set as	n/ vv	0.00
		LRADC9. When this GPIO is set as LRADC9,		
		other can't be set as LRADC9.		
		Multi-Function of GPIO		
		0x0: TWI0_SCL		
		0x1: GPIO3		
		0x2: UARTO_CTS		
		0x3: PWM2		
2.0		0x4: SPI1_MISO		0.1
3:0	MFP	0x5: Reserved	R/W	0x1
		0x6: I2STX_DOUT		
		0x7: I2SRX_DI		
		0x8: LCD_SEG16		
		0x9: SPI0_IO2		
		Others: Reserved		

### 12.4.5 GPIO4\_CTL

GPIO4 control Register Offset=0x1C

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0



24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level	R/W	0x0
		Others: Reserved		
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         111:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIO Input Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIO Output Enable. 0: Disable 1: Enable	R/W	0x0
5	SMIT	PAD Schmitt enable bit of GPIO: 0: disable 1: enable	RW	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0: Digital Function from MFP 1:Analog Function(LRADC10) Note: There is only one GPIO can be set as LRADC10. When this GPIO is set as LRADC10, other can't be set as LRADC10.	R/W	0x0
3:0	MFP	Multi-Function of GPIO 0x0: FMCLKOUT	R/W	0x1



0x1: GPIO4	
0x2: UART0_RTS	
0x3: PWM3	
0x4: Reserved	
0x5: UART0_TX	
0x6: IR_RX	
0x7: TIMER2_CAPIN	
0x8: LCD_SEG17	
0x9: CK802_TRST	
0xA: SPI0_IO3	
Others: Reserved	

### 12.4.6 GPIO5\_CTL

GPIO5 control Register

Offset=0x2	Offset=0x20					
Bit(s)	Name	Description	R/W	Reset		
31:26	Reserved	Reserved	R	0x0		
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0		
24	Reserved	Reserved	R	0x0		
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0		
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0		
19:15	Reserved	Reserved	R	0x0		
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mA	R/W	0x1		
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0		



	Al S2015 DataSileet				
10	Reserved	Reserved	R	0x0	
		GPIO 100K PD Enable.			
9	GPIO100KPDEN	0: Disable	R/W	0x0	
		1: Enable			
		GPIO 100K PU Enable.			
8	GPIO100KPUEN	0: Disable	R/W	0x0	
		1: Enable			
		GPIO Input Enable.			
7	GPIOINEN	0: Disable	R/W	0x0	
		1: Enable			
		GPIO Output Enable.			
6	GPIOOUTEN	0: Disable	R/W	0x0	
		1: Enable			
		PAD Schmitt enable bit of GPIO:			
5	SMIT	0: disable	RW	0x0	
		1: enable			
		GPIO Analog/Digital Select Register			
4	AD_Select	0: Digital Function from MFP	R/W	0x0	
		1:Analog Function(AVCC)			
		Multi-Function of GPIO			
		0x0: UART0_RX	r		
		0x1: GPIO5			
		0x2: CK802_TCK			
		0x3: TWI0_SDA			
3:0	MFP	0x4: IR_RX	R/W	0x1	
5.0		0x5: PWM4	1.7 VV	0/1	
		0x6: I2STX_BCLK			
		0x7: TWI1_SDA			
		0x8: LCD_SEG20			
		0x9: SPI0_SS			
		Others: Reserved	1		

# 12.4.7 GPIO6\_CTL

GPIO6 control Register Offset=0x24

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	GPIO INTC Enable.	R/W	0x0



			_	
		0: Disable;		
		Do not generate IRQ pending and do not send		
		IRQ to INTC.		
		1: Enable;		
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO_INTC_MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA	,	0/12
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable		0.00
10	Reserved	Reserved	R	0x0
10	Neserveu	GPIO 100K PD Enable.	N	0.00
9	GPIO100KPDEN	0: Disable	R/W	0x0
9	GPIOIOURPDEN	1: Enable	ny vv	0.00
0		GPIO 100K PU Enable.		0.0
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
-		GPIO Input Enable.	D /14/	
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
<i>c</i>		GPIO Output Enable.	D /14/	
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
_		PAD Schmitt enable bit of GPIO:	5147	
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register	5.4	
4	AD_Select	0: Digital Function from MFP	R/W	0x0
		1:Analog Function(AVCC)		
		Multi-Function of GPIO		
		0x0: UART0_TX		
		0x1: GPIO6		
		0x2: CK802_TMS		
		0x3: TWI0_SCL		
3:0	MFP	0x4: Reserved	R/W	0x1
		0x5: PWM5	,	
		0x6: I2STX_LRCLK		
		0x7: TWI1_SCL		
		0x8: LCD_SEG21		
		0x9: SPI0_CLK		
		Others: Reserved		



#### GPIO7 control Register Offset=0x28

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
		GPIO INTC mask.		
		0: Mask the interrupt, do not send the interrupt		
25	GPIO_INTC_MSK	to the INTC module;	R/W	0x0
		1: Send interrupt to the INTC, when the GPIO		
		trigger event is detect		
24	Reserved	Reserved	R	0x0
		GPIO trigger mode		
		000: rising edge		
		001: falling edge		
23:21	GPIO_TRIG_CTL	010:dual edge	R/W	0x0
		011: hight level		0x0
		100: low level		
		Others: Reserved		
		GPIO INTC Enable.		
		0: Disable;		
		Do not generate IRQ pending and do not send		
20	GPIO INTCEN	IRQ to INTC.	R/W	0x0
20		1: Enable;		0,10
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO_INTC_MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11	10KPUEN	GPIO 10K PU Enable.		0.0
11	TOKPOEN	0: Disable 1: Enable	R/W	UXU
10	Decorried		D	0.0
10	Reserved	Reserved	R	UXU
0		GPIO 100K PD Enable. 0: Disable	D /\\/	020
9	GPIO100KPDEN	1: Enable	R/W	UXU
		GPIO 100K PU Enable.		
0		0: Disable	R/W	0x0
8	GPIO100KPUEN	1: Enable	r, vv	UXU
7	GPIOINEN	GPIO Input Enable. 0: Disable	R/W	0x0
/	GPIOINEIN	1: Enable	Γ./ VV	UXU
6		GPIO Output Enable. 0: Disable	R/W	020
6	GPIOOUTEN		r, vv	0x0
		1: Enable		



		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register		
4	AD_Select	0: GPIO7	R/W	0x0
		1:Analog Function(LRADC1)		
3:0	Reserved	Reserved	R	0x0

# 12.4.9 GPIO8\_CTL

GPIO8 cor Offset=0x	Offset=0x2C			
Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         110:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0



8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
4	Reserved	Reserved	R	0x0
		Multi-Function of GPIO		
		0x0: UART1_TX		
		0x1: GPIO8		
		0x2: I2STX_MCLK		r
		0x3: TWI0_SDA		
3:0	MFP	0x4: SPI1_MISO	R/W	0x1
5.0		0x5: PWM6		UVI
		0x6: LCD_SEG15		
		0x7: DMIC_CK		
		0x8: LCD_SEG18		
		0x9: SPI0_MOSI		
		Others: Reserved		

#### GPIO9\_CTL 12.4.10

# GPIO9 control Register

Offset=0x30				
Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO</li></ul>	R/W	0x0
24	Reserved	trigger event is detect Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when</li> </ul>	R/W	0x0



0x0 0x1
0x1
1
0x0
0x0
0x0
_
0x0
0x0
0x1

# 12.4.11 GPIO10\_CTL

GPIO10 control Register

Offset=0x34

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	GPIO INTC mask. 0: Mask the interrupt, do not send the interrupt	R/W	0x0



				1
		to the INTC module;		
		1: Send interrupt to the INTC, when the GPIO		
		trigger event is detect		
24	Reserved	Reserved	R	0x0
		GPIO trigger mode		
		000: rising edge		
		001: falling edge		
23:21	GPIO_TRIG_CTL	010:dual edge	R/W	0x0
		011: hight level		
		100: low level		
		Others: Reserved		
		GPIO INTC Enable.		
		0: Disable;		
		Do not generate IRQ pending and do not send		
		IRQ to INTC.	- 6	
20	GPIO_INTCEN	1: Enable;	R/W	0x0
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO_INTC_MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
20.20		GPIO PAD Drive Control		0.10
		000:Level 1: 2mA		
	PADDRV	001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12		011:Level 4: 8mA	R/W	0x4
11.12		100:Level 5: 10mA		0,4
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 1.5K PU Enable.		
11	1P5KPUEN	0: Disable	R/W	0x0
11	II SKI OLIV	1: Enable	1.7 ••	0,0
10	Reserved	Reserved	R	0x0
10	Reserved	GPIO 15K PD Enable.	IV.	0.0
9	GPIO15KPDEN		R/W	0.0
2	GFIOISKPDEN	0: Disable		0x0
		1: Enable GPIO 150K PU Enable.		
0		0: Disable		0x0
8	GPIO150KPUEN		R/W	UXU
		1: Enable		
_	CDIOINIEN	GPIO Input Enable.	D /14/	0.0
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
<i>c</i>		GPIO Output Enable.	5.44	
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
4	Reserved	Reserved	R	0x0
		Multi-Function of GPIO		
3:0	MFP	0x0: DM	R/W	0x0
5.0		0x1: GPIO10	1.7.00	0.0
		0x2: UART1_CTS		



	0x3: UART0_CTS	
	0x4: I2SRX_DI	
	0x5: PWM8	
	Others: Reserved	

### 12.4.12 GPIO11\_CTL

GPIO11 control Register

Offset=0x38

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         111:Level 7:       14mA         111:Level 8:       16mA	R/W	0x4
11	1P5KPUEN	GPIO 1.5K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO15KPDEN	GPIO 15K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO150KPUEN	GPIO 150K PU Enable. 0: Disable 1: Enable	R/W	0x0



7	GPIOINEN	GPIO Input Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIO Output Enable. 0: Disable 1: Enable	R/W	0x0
5	SMIT	PAD Schmitt enable bit of GPIO: 0: disable 1: enable	RW	0x0
4	Reserved	Reserved	R	0x0
3:0	MFP	Multi-Function of GPIO 0x0: DP 0x1: GPIO11 0x2: UART1_RTS 0x3: UART0_RTS 0x4: I2SRX_MCLK 0x5: PWM0 Others: Reserved	R/W	0x0

# 12.4.13 GPIO12\_CTL

GPIO12 control Register Offset=0x3C

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send</li> <li>IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger</li> <li>event is detect, and send IRQ to INTC when</li> <li>GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA	R/W	0x7



<b></b>		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
11	TOKFOLIN	1: Enable	NY VV	0.00
10	Reserved	Reserved	R	0x0
10	Neserveu	GPIO 100K PD Enable.	n	0.00
9	GPIO100KPDEN	0: Disable	R/W	0x0
9	GPIOIOOKPDEN	1: Enable	r, vv	UXU
		GPIO 100K PU Enable.		
0				0.40
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
_	CDIOINEN	GPIO Input Enable.		0.0
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
c	CDIOOLITEN	GPIO Output Enable.	D /M	0.0
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable	-	
_	CN UT	PAD Schmitt enable bit of GPIO:	514	
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP	R/W	0x0
4	AD_Select	1:Analog Function(LRADC2)		
		Note: There is only one GPIO can be set as		
		LRADC2. When this GPIO is set as LRADC2,		
		other can't be set as LRADC2.		
		Multi-Function of GPIO		
		0x0: SPI0_102		
		0x1: GPIO12		
		0x2: UARTO_TX		
2.0		0x3: TWI1_SDA		0.40
3:0	MFP	0x4: SPI1_SS 0x5: PWM8	R/W	0x0
		0x6: I2SRX_BCLK 0x7: UART1 CTS		
		-		
		0x8: TIMER3_CAPIN		
		Others: Reserved		

### 12.4.14 GPIO13\_CTL

GPIO13 control Register Offset=0x40

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0



24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level	R/W	0x0
		Others: Reserved		
20	GPIO_INTCEN	GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         110:Level 7:       14mA         111:Level 8:       16mA	R/W	0x7
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIO Input Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIO Output Enable. 0: Disable 1: Enable	R/W	0x0
5	SMIT	PAD Schmitt enable bit of GPIO: 0: disable 1: enable	RW	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0: Digital Function from MFP 1:Analog Function(LRADC3) Note: There is only one GPIO can be set as LRADC3. When this GPIO is set as LRADC3, other can't be set as LRADC3.	R/W	0x0
3:0	MFP	Multi-Function of GPIO 0x0: SPI0_IO3	R/W	0x0



0x1: GPIO13	
0x2: UARTO_RX	
0x3: TWI1_SCL	
0x4: SPI1_CLK	
0x5: IR_RX	
0x6: I2SRX_LRCLK	
0x7: UART1_RTS	
0x8: PWM0	
0x9: LED_SEG7	
Others: Reserved	
There is only one GPIO can be set as LED_SEG7.	
When this GPIO is set as LED_SEG7, other can't	
be set as LED_SEG7.	

# 12.4.15 GPIO19\_CTL

GPIO19 control Register

Offset=0x58

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0×0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         110:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable.	R/W	0x0



		0: Disable		
		1: Enable		
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
4	AD_Select	1:Analog Function(LRADC3)	R/W	0x0
		Note: There is only one GPIO can be set as		0.00
		LRADC3. When this GPIO is set as LRADC3,		
		other can't be set as LRADC3.		
		Multi-Function of GPIO		
		0x0: LCD_COM5		
		0x1: GPIO19		
		0x2: LCD_SEG23		
		0x3: IR_RX	- 4	
3:0	MFP	0x4: EM_CEB2	R/W	0x1
		0x5: PWM8		
		0x6: TIMER3_CAPIN		
		0x7: SD1_CLK		
		0x8: CK802_TMS		
		Others: Reserved		

# 12.4.16 GPIO20\_CTL

#### GPIO20 control Register

Offset=0x5C

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge	R/W	0x0



		011: hight level		
		100: low level		
		Others: Reserved		
		GPIO INTC Enable.		
		0: Disable;		
		Do not generate IRQ pending and do not send		
		IRQ to INTC.		
20	GPIO_INTCEN	1: Enable;	R/W	0x0
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO INTC MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable	.,	
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
5	GFIOIOUKFDLIN	1: Enable	.,	0.10
		GPIO 50K PU Enable.		
8	GPIO50KPUEN	0: Disable	R/W	0x0
0		1: Enable	1.,	0X0
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
,	GHOINEN	1: Enable	1.7 ••	0,0
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
0	GHOODTEN	1: Enable	1.7 VV	0.00
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
5	Siviri	1: enable	1	0.00
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
		1:Analog Function(LRADC4)		
4	AD_Select	Note: There is only one GPIO can be set as	R/W	0x0
		LRADC4. When this GPIO is set as LRADC4,		
		other can't be set as LRADC4.		
		Multi-Function of GPIO		
		0x0: LCD_SEG0		
		0x0: LCD_SEG0 0x1: GPIO20		
3:0	MFP	0x2: LED_SEG0	R/W	0x1
5.0		0x2: LED_SEG0 0x3: LCD_D0	ry VV	UX1
		0x4: EM_D0		
		0x5: PWM1		



	0x6: I2STX_BCLK	
	0x7: SD1_CMD	
	0x8: SPI1_SS	
	Others: Reserved	

### 12.4.17 GPIO21\_CTL

GPIO21 control Register

Offset=0x60

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         111:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0



		Ī	1
GPIOINEN		R/W	0x0
GPIOOUTEN	0: Disable	R/W	0x0
	1: Enable		
	PAD Schmitt enable bit of GPIO:		
SMIT	0: disable	RW	0x0
	1: enable		
	GPIO Analog/Digital Select Register		
	0: Digital Function from MFP		
AD Coloct	1:Analog Function(LRADC5)		0x0
AD_Select	Note: There is only one GPIO can be set as	K/ VV	
	LRADC5. When this GPIO is set as LRADC5,		
	other can't be set as LRADC5.		
	Multi-Function of GPIO		
	0x0: LCD_SEG1		
	0x1: GPIO21		
	0x2: LED_SEG1		
	0x3: LCD_D1		
MFP	0x4: EM_D1	R/W	0x1
	0x5: PWM2		
	0x6: I2STX_LRCLK		
	0x7: SD1_CLK		
	0x8: SPI1_CLK		
	Others: Reserved		
	SMIT AD_Select	I: EnableGPIOOUTENGPIO Output Enable. 0: Disable 1: EnableSMITPAD Schmitt enable bit of GPIO: 0: disable 	GPIOINEN0: Disable 1: EnableR/W1: EnableGPIO Output Enable. 0: Disable 1: EnableR/W3MIT0: disable 0: disable 1: enableRWMIT0: disable 0: disable 1: enableRWAD_SelectGPIO Analog/Digital Select Register 0: Digital Function from MFP 1:Analog Function(LRADC5) Note: There is only one GPIO can be set as LRADC5. When this GPIO is set as LRADC5, other can't be set as LRADC5.R/WMITMulti-Function of GPIO 0x0: LCD_SEG1 0x1: GPIO21 0x2: LED_SEG1 0x3: LCD_D1 0x5: PWM2 0x6: 12STX_LRCLK 0x7: SD1_CLK 0x8: SPI1_CLKR/W

#### 12.4.18 GPIO22\_CTL

GPIO22 control Register

Offset=0x64

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger</li> </ul>	R/W	0x0



			1	
		event is detect, and send IRQ to INTC when		
		GPIO_INTC_MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable		
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
5	GI IOIOOKI DEN	1: Enable	1.7 ••	0.00
		GPIO 50K PU Enable.		
8	GPIO50KPUEN	0: Disable	R/W	0x0
0	GPIUSUKPUEIN		K/ VV	0x0
		1: Enable		
_		GPIO Input Enable.	- 4	
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
4		1:Analog Function(LRADC6)		0.40
4	AD_Select	Note: There is only one GPIO can be set as	R/W	0x0
		LRADC6. When this GPIO is set as LRADC6,		
		other can't be set as LRADC6.		
		Multi-Function of GPIO		
		0x0: LCD_SEG2		
		0x1: GPI022		
		0x2: LED_SEG2		
		0x3: LCD_D2		
3:0	MFP	0x4: EM_D2	R/W	0x1
5.0		0x5: PWM3	.,	
		0x6: I2STX_MCLK		
		0x7: SD1_DAT0		
		0x8: SPI1_MOSI		
		Others: Reserved		
		Others. Reserveu		

### 12.4.19 GPIO23\_CTL

GPIO23 control Register



ATS2819 Datasheet

Bit(p)         Name         Description         N/W         Reserved         R         0x0           31:26         Reserved         Reserved         R         0x0         0x1         0x1 </th <th>Offset=0x6</th> <th></th> <th>Description</th> <th>D /\A/</th> <th>Deset</th>	Offset=0x6		Description	D /\A/	Deset
25     GPI0_INTC_MSK     GPI0_INTC mask.     Nask the interrupt, do not send the interrupt to the INTC, when the GPI0     R/W     0x0       24     Reserved     Reserved     R     0x0       24     Reserved     Reserved     R     0x0       23:21     GPI0_TRIG_CTL     GPI0_trigger mode 000: rising edge 001: falling ed	Bit(s)	Name	Description	R/W	Reset
25GPIO_INTC_MSK0: Mask the interrupt, do not send the interrupt to the INTC module; 1: Send interrupt to the INTC, when the GPIO trigger event is detectR/W0x024ReservedReservedR0x024ReservedGPIO trigger mode 000: rising edge 001: failing edge 001: failing edge 001: failing edge 100: low level 00 thers: ReservedR/W0x023:21GPIO_TRIG_CTLGPIO trigger mode 001: failing edge 001: failing edge 001: failing edge 001: failing edge 001: failing edge 001: failing edge 001: failing edge 000: rising edge 00: rising edge <td>31:26</td> <td>Reserved</td> <td></td> <td>R</td> <td>0x0</td>	31:26	Reserved		R	0x0
25     GPIO_INTC_MSK     to the INTC module; 1: Send interrupt to the INTC, when the GPIO trigger event is detect     R     0x0       24     Reserved     Reserved     R     0x0       24     Reserved     Reserved     R     0x0       23:21     GPIO_TRIG_CTL     010:rising edge 001: falling edge 001: falling edge 011: hight level 100: low level 011: hight level     R/W     0x0       20     GPIO_INTCEN     GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ, to INTC when GPIO_INTC_MSK is '1'.     R/W     0x0       19:15     Reserved     R     0x0     001:level 1: 2mA 001:level 2: 4mA 001:level 3: 6mA 001:level 3: 6mA 001:level 3: 6mA 011:level 6: 12mA 110:level 7: 14mA 111:level 8: 16mA     R/W     0x1       14:12     PADDRV     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     10KPUEN     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     10KPUEN     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     10KPUEN     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     0KPUEN     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     0KPUEN     GPIO 10K PU Enable. 0: Disable     R/W     0x0       11     GPIO 10K PU Enable. 0: Disable <td></td> <td></td> <td></td> <td></td> <td></td>					
24ReservedR0x024ReservedReservedR0x023:21GPIO_TRIG_CTLGPIO trigger mode 000: rising edge 010: faling edge 010: faling edge 010: low level 010: iow level 010: iow level 010: low level 010: low level 010: low level 010: low level 00: Disable; Do not generate IRQ pending and do not send IRQ to INTC Cnable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedR0x00x014:12PADRVGPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 001:Level 3: 10mA 101:Level 4: 8mA 101:Level 4: 8mA 101:Level 5: 10mA 101:Level 5: 10mA 101:Level 5: 10mA 101:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 111:Level 8: 10mAR/W0x010ReservedR0x00x09GPIO100KPDEN C DIsableGPIO 100K PU Enable. C DisableR/W0x010ReservedR0x09GPIO100KPDEN C DIsableR/W0x011ORDOSOKPUENGPIO 100K PU Enable. C DisableR/W0x07GPIODINENGPIO 100K PU Enable. C DisableR/W0x07GPIODUTENGPIO 100K PU Enable. C DisableR/W0x07GPIODUTENGPIO 100K PU Enable. C DisableR/W0x07GPIODUTENGPIO 100K	25	CDIO INTO MOR		DAA	0.0
124Reservedrrigger event is detectR0x024ReservedReservedR0x023:21GPIO_TRIG_CTLGPIO trigger mode 000: rising edge 011: hight level 100: low level 011: hight level 100: low level 000: rising edge 011: hight level 100: low level 000: rising edge 011: hight level 100: low level Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x011:12GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 6: 12mA 1101:Level 6: 12mA 1101:Level 6: 12mA 1101:Level 7: 14mA 111:Level 8: 16mAR/W0x01110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x013ReservedR0x014:12GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x014:12GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x014:12GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x016GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x017GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x018GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x0	25	GPIO_INTC_MSK		R/W	0x0
24     Reserved     Reserved     R     0x0       23:21     GPIO_TRIG_CTL     GPIO trigger mode 000: rising edge 001: falling edge 010:				o the INTC, when the GPIO   R   Q   Q pending and do not send   R/W   Q pending and do not send   R/W   OxO   ding when the GPIO trigger nd send IRQ to INTC when '1'.   R   OxO   R   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N   N	
23:21     GPIO_TRIG_CTL     GPIO_trigger mode 000: rising edge 001: falling edge 010:dual edg	24	Deserved		<b>D</b>	0.0
23:21     GPIO_TRIG_CTL     000: rising edge 001: faling edge 001: faling edge 011: hight level 100: low level 001: res: Reserved     R/W     0x0       20     GPIO_INTCEN     GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC MSK is '1'.     R/W     0x0       19:15     Reserved     R     0x0       14:12     PADDRV     GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 011:Level 4: 8mA 100:Level 5: 10mA 100:Level 5: 10mA 100:Level 7: 14mA     R/W     0x1       11     10KPUEN     GPIO 10KP DE Enable. 0: Disable 1: Enable     R/W     0x0       10     Reserved     R     0x0       11     0KPUEN     GPIO 10KP DE Enable. 0: Disable     R/W     0x0       10     Reserved     R     0x0       11     OKPUEN     GPIO 10KP DE Enable. 0: Disable     R/W     0x0       10     Reserved     R     0x0       11     OKPUEN     GPIO 100K PD Enable. 0: Disable     R/W     0x0       11     OKPUEN     GPIO 100K PD Enable. 0: Disable     R/W     0x0       12     GPIO 100K PD Enable. 0: Disable     R/W     0x0       13     GPIO 100K PD Enable. 0: Disable     R/W     0x0       14: Enable     GPIO 100K PD Enable. 0: Disable </td <td>24</td> <td>Reserved</td> <td></td> <td>К</td> <td>UXU</td>	24	Reserved		К	UXU
23:21     GPIO_TRIG_CTL     001: falling edge 010:dual edge 010:dual edge 0thers: Reserved     R/W     0x0       20     GPIO_INTCEN     GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_WARK is '1'.     R/W     0x0       19:15     Reserved     R     0x0       14:12     PADRV     GPIO INK PD Enable. 0: Disable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_WSK is '1'.     R/W     0x0       11:1:12     Reserved     R     0x0     0x1 event is detect, and send IRQ to INTC when GPIO_INTC_WSK is '1'.     R/W     0x1       11:1:12     GPIO PAD Drive Control 000:Level 3: fomA 100:Level 3: fomA 100:Level 5: 10mA 100:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 111:Level 8: 10mA     R/W     0x0       11     OKPUEN     GPIO 100K PD Enable. 0: Disable 1: Enable     R/W     0x0       9     GPIO100KPDEN     GPIO 100K PD Enable. 0: Disable     R/W     0x0       9     GPIO50KPUEN     GPIO 50K PU Enable. 0: Disable     R/W     0x0       1: Enable     GPIO 100K PD Enable. 0: Disable     R/W     0x0       8     GPIO50KPUEN     GPIO 100K PD Enable. 0: Disable     R/W     0x0       1: Enable     GPIO 100K PD Enable. 0: Disable     R/W     0x0       1: Ena					
23:21       GPIO_TRIG_CTL       010:dual edge 011: hight level 100: low level Others: Reserved       R/W       0x0         20       GPIO_INTCEN       GPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.       R/W       0x0         19:15       Reserved       R       0x0         11:1:20       PADDRV       GPIO PAD Drive Control 0001:evel 3: 6mA 0101:evel 3: 6mA 0101:evel 6: 12mA 1101:evel 6: 12mA 1101:evel 6: 12mA 1101:evel 7: 14mA 1101:evel 7: 14mA 1101:evel 7: 14mA 1101:evel 7: 14mA       R/W       0x0         10       Reserved       R       0x0       R/W       0x0         11       0KPUEN       0: Disable 1: Enable       R/W       0x0       R/W       0x0         11       0KPUEN       GPIO 10K PD Enable. 0: Disable 1: Enable       R       0x0       R/W       0x0         10					
11.Init hight level 100: low level Others: ReservedN20GPIO_INTCENGPIO INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:16ReservedR0x019:17MADDRVGPIO PAD Drive Control 0001:Level 1: 2mA 0011:Level 4: 8mA 1001:Level 5: 10mA 1001:Level 5: 10mA 1001:Level 5: 10mA 1001:Level 5: 10mA 1001:Level 6: 12mA 111:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR0x010ReservedR0x00x09GPI0100KPDEN 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPI050KPUENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x06GPIO50KPUENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIOOINENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07<	22.24				0.40
100: low level Others: Reserved100: low level Others: ReservedImage: Reserved20GPIO_INTCENGPIO_INTC Enable. Do not generate IRQ pending and do not send IRQ to INTC. Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:16ReservedR0x019:17ReservedR0x019:18ReservedR0x019:19ReservedR0x011:11Intro-Unitevel 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 100:Level 3: 6mA 100:Level 3: 10mA 110:Level 6: 12mA 110:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPIO10KPDENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO 010put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 010put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 010put Enable. 0: Disable 1: EnableR/W0x07GPIOOUTENGPIO 010put Enab	23.21		-	r, vv	UXU
Image: constraint of the second of the sec			-		
20GPIO_INTC Enable. 0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:16ReservedR0x019:17ReservedReservedR0x019:18ReservedReservedR0x019:19ReservedReservedR0x019:19ReservedR0x10x119:19ReservedR0x00x111:11ReservedR0x10x111:1110KPUEN0: DisableR/W0x01110KPUEN0: DisableR/W0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: DisableR/W0x09GPIO50KPUENGPIO 50K PU Enable. 0: DisableR/W0x010ReservedR0x0111GPIO50KPUENGPIO 10put Enable. 0: DisableR/W0x011: EnableGPIO 10put Enable. 0: DisableR/W0x011: EnableGPIO 0utput Enable. 0: DisableR/W0x011: EnableGPIO 0utput Enable. 0: DisableR/W0x012: EnableGPIO 0utput Enable. 0: DisableR/W0x013: EnableGPIO 0utput Enable. 0: Disable <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
20GPIO_INTCEN0: Disable; Do not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedR0x00x019:15ReservedR0x00x011:12PADDRVGPIO PAD Drive Control 001:Level 3: GmA 101:Level 6: 12mA 101:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x01110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x05SMITOXDOXDR/W0x0					
20GPIO_INTCENDo not generate IRQ pending and do not send IRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x019:15ReservedReservedR0x011:1:evel 6:12mA010:Level 2: 4mA010:Level 3: 6mAR/W0x110:1:evel 6:12mA100:Level 3: 10mA101:Level 6: 12mAR/W0x011:1:evel 7:111:Level 8: 16mAR/W0x0R/W0x01110KPUENCPIO 10K PU Enable. 0: Disable 1: EnableR/W0x0R/W0x010ReservedReservedR0x0R/W0x011:1:evel 8:16mAR/W0x0R/W0x010ReservedReservedR0x0R/W0x011:1:evel 8:100K PU Enable. 0: Disable 1: EnableR/W0x0R/W0x011: EnableCPIO 100K PU Enable. 0: Disable 1: EnableR/W0x0R/W0x011: EnableCPIO 100K PU Enable. 0: Disable 1: EnableR/W0x0R/W0x011: EnableCPIO 100K PU Enable. 0: Disable 1: EnableR/W0x0R/W0x0<					
20GPIO_INTCENIRQ to INTC. 1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R/W0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:16ReservedR0x019:17ReservedR0x011:12PADDRVGPIO PAD Drive Control 000:Level 2: 4mA 001:Level 3: 6mA 100:Level 3: 10mA 110:Level 6: 12mA 110:Level 6: 12mA 111:Level 8: 16mAR/W0x010ReservedRN/W0x01110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedRN/W0x010ReservedRN/W0x0110CPIO 50K PUE Nable. 0: Disable 1: EnableR/W0x011GPIO 100K PDEN 1: EnableGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x011GPIO 0100K PDEN 1: EnableGPIO 010K PD Enable. 0: Disable 1: EnableR/W0x011GPIO 010K PD Enable. 0: Disable 1: EnableR/W0x012GPIO 010UTEN 0: Disable 1: EnableR/W0x013GPIO 010UTEN 0: Disable 1: EnableR/W0x014GPIO 010UTEN 0: Disable 1: Enable					
20GPIO_INTCEN1: Enable; Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.K/W0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:15ReservedR0x019:16ReservedR0x019:17ReservedReservedR0x011:12PADDRVGPIO PAD Drive Control 001:Level 3: 6mA 001:Level 3: 6mA 101:Level 4: 8mA 101:Level 5: 10mA 101:Level 5: 10mA 101:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x09GPIO50KPUENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIONENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITO: disable 1: EnableR/W0x0					
Image: serie of the serie of	20	GPIO_INTCEN		R/W	0x0
event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.R0x019:15ReservedR0x0I9:15ReservedR0x0GPIO PAD Drive Control 000:Level 1: 2mA 010:Level 2: 4mA 010:Level 2: 4mA 010:Level 3: 6mA 100:Level 3: 6mA 100:Level 5: 10mA 101:Level 5: 10mA 111:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x114:12PADDRVGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x010ReservedR0x010ReservedR0x010ReservedR0x011GPIO 100K PD Enable. 0: Disable 1: EnableR/W0x012GPIO 100K PD Enable. 0: Disable 1: EnableR/W0x013GPIO 50K PUE NGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x014GPIO 50K PUENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x015GPIO 100K PD Enable. 0: Disable 1: EnableR/W0x016GPIO 100K PU Enable. 0: Disable 1: EnableR/W0x016GPIO 0utput Enable. 0: Disable 1: EnableR/W0x016GPIO 0utput Enable. 0: Disable 1: EnableR/W0x017GPIOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x015GPIO 0utput Enable. 0: Disable 1: EnableR/W0x016GPIO 0utput Enable. 0: Disable 1: EnableR/W0x0 <td></td> <td></td> <td></td> <td></td> <td></td>					
Image: constraint of the image					
19:15ReservedReservedR0x019:15ReservedGPIO PAD Drive Control 000:Level 1: 2mA 010:Level 2: 4mA 010:Level 3: 6mARVV14:12PADDRV011:Level 2: 4mA 011:Level 4: 8mA 100:Level 5: 10mA 110:Level 5: 10mA 110:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/WV111110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedReservedR0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x06GPIO010ENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x06GPIO0UTENGPIO 10put Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0					
I4:12PADDRVGPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 100:Level 3: 6mA 100:Level 5: 10mA 110:Level 6: 12mA 110:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO10NENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 10put Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableR/W0x0	19:15	Reserved		R	0x0
14:12PADDRV000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 010:Level 3: 6mA 010:Level 5: 10mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 110:Level 7: 14mA 111:Level 8: 16mAR/Wox1110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x06GPIO00KPDENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIO10NENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableR/W0x0	10.120				U.I.C
14:12PADDRV001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPIO100KPDENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x06GPIO00TENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIO0TOURDENGPIO 10put Enable. 0: Disable 1: EnableR/W0x07GPIO0TOURDENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 10put Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableR/W0x0					
14:12PADDRV010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPIO 10K PU Enable. 1: EnableR/W0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PU Enable. 1: EnableR/W0x09GPIO100KPDENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 100K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 10put Enable. 0: Disable 					
14:12PADDRV011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAR/W0x11110KPUENGPI0 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPI0100KPDENGPI0 10K PU Enable. 0: Disable 1: EnableR/W0x09GPI0100KPDENGPI0 100K PU Enable. 0: Disable 1: EnableR/W0x09GPI0100KPDENGPI0 100K PU Enable. 0: Disable 1: EnableR/W0x07GPI050KPUENGPI0 50isable 1: EnableR/W0x07GPI00INENGPI0 10put Enable. 0: Disable 1: EnableR/W0x07GPI00UTENGPI0 0utput Enable. 0: Disable 1: EnableR/W0x06GPI0OUTENGPI0 0utput Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPI0: 0: disableR/W0x0					
100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAIndestination1110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedR0x09GPIO 100KPDEN 0: Disable 1: EnableR/W0x09GPIO100KPDEN 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO10NENGPIO 10put Enable. 0: Disable 1: EnableR/W0x07GPIO1NENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	14:12	PADDRV		R/W	0x1
101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mAInterpretation1110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x09GPIO100KPDENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO10NENGPIO 10put Enable. 0: Disable 1: EnableR/W0x07GPIO1NENGPIO 10put Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO 0utput Enable. 0: Disable 1: EnableR/W0x06SMITOPIO Schmitt enable bit of GPIO: 0: disableR/W0x0				,	
Image: series of the series			101:Level 6: 12mA		
1110KPUENGPIO 10K PU Enable. 0: Disable 1: EnableR/W0x010ReservedReservedR0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO Input Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0			110:Level 7: 14mA		
1110KPUEN0: Disable 1: EnableR/W0x010ReservedReservedR0x010ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO Input Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIO Output Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0			111:Level 8: 16mA		
101: EnableII10ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO 10put Enable. 0: Disable 1: EnableR/W0x07GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableR/W0x0			GPIO 10K PU Enable.		
10ReservedReservedR0x09GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENO: Disable 1: EnableR/W0x07GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	11	10KPUEN	0: Disable	R/W	0x0
9GPIO100KPDENGPIO 100K PD Enable. 0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUEN0: Disable 1: EnableR/W0x07GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0			1: Enable		
9GPIO100KPDEN0: Disable 1: EnableR/W0x08GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOINENGPIO Output Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	10	Reserved	Reserved	R	0x0
1: Enable1: Enable18GPIO50KPUENGPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO1000000000000000000000000000000000000			GPIO 100K PD Enable.		
8GPIO 50K PU Enable. 0: Disable 1: EnableR/W0x07GPIO50KPUENGPIO Input Enable. 0: Disable 1: EnableR/W0x07GPIOINENO: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	9	GPIO100KPDEN	0: Disable	R/W	0x0
8GPIO50KPUEN0: Disable 1: EnableR/W0x0 0: Disable7GPIOINENGPIO Input Enable. 0: Disable 1: EnableR/WOx06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/WOx05SMITPAD Schmitt enable bit of GPIO: 0: disableR/WOx0			1: Enable		
Image: series of the series			GPIO 50K PU Enable.		
7GPIO Input Enable. 0: Disable 1: EnableR/W0x06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	8	GPIO50KPUEN		R/W	0x0
7GPIOINEN0: Disable 1: EnableR/W0x0 06GPIOOUTENGPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0					
Image: series of the series			GPIO Input Enable.		
6GPIO Output Enable. 0: Disable 1: EnableR/W0x05SMITPAD Schmitt enable bit of GPIO: 0: disableRW0x0	7	GPIOINEN		R/W	0x0
6GPIOOUTEN0: DisableR/W0x01: Enable1: Enable115SMIT0: disableRW0x0					
1: Enable15SMITPAD Schmitt enable bit of GPIO: 0: disableRW					
5     SMIT     PAD Schmitt enable bit of GPIO:     RW     0x0	6	GPIOOUTEN		R/W	0x0
5 SMIT 0: disable RW 0x0					
1: enable	5	SMIT		RW	0x0
			1: enable		



4	AD_Select	GPIO Analog/Digital Select Register 0: Digital Function from MFP 1:Analog Function(LRADC7) Note: There is only one GPIO can be set as LRADC7 When this GPIO is set as LRADC7, other can't be set as LRADC7.	R/W	0x0
3:0	MFP	Multi-Function of GPIO 0x0: LCD_SEG3 0x1: GPIO23 0x2: LED_SEG3 0x3: LCD_D3 0x4: EM_D3 0x5: PWM4 0x6: I2STX_DOUT 0x7: SD1_DAT1 0x8: SPI1_MISO Others: Reserved	R/W	0x1

#### 12.4.20 GPIO24\_CTL

GPIO24 control Register Offset=0x6C

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>O: Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA	R/W	0x1



		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
		1: Enable		
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
-		1: Enable	,	
		GPIO 50K PU Enable.		
8	GPIO50KPUEN	0: Disable	R/W	0x0
C .		1: Enable	,	00
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
U	GHOOOTEN	1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
-		1: enable		
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
		1:Analog Function(LRADC8)		
4	AD_Select	Note: There is only one GPIO can be set as	R/W	0x0
		LRADC8. When this GPIO is set as LRADC8,		
		other can't be set as LRADC8.		
		Multi-Function of GPIO		
		0x0: LCD SEG4		
		0x1: GPIO24		
		0x2: LED_SEG4		
		0x3: LCD D4		
3:0	MFP	0x4: EM_D4	R/W	0x1
		0x5: PWM5	,	
		0x6: I2SRX_DI		
		0x7: SD1_DAT2		
		0x8: UARTO_TX		
		Others: Reserved		

# 12.4.21 GPIO25\_CTL

GPIO25 control Register

Offset=0x70

Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul> <li>GPIO INTC mask.</li> <li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li> <li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li> </ul>	R/W	0x0
24	Reserved	Reserved	R	0x0



		GPIO trigger mode		
		000: rising edge		
		001: falling edge		
23:21	GPIO_TRIG_CTL	010:dual edge	R/W	0x0
		011: hight level		
		100: low level		
		Others: Reserved		
		GPIO INTC Enable.		
		0: Disable;		
		Do not generate IRQ pending and do not send		
		IRQ to INTC.		
20	GPIO_INTCEN	1: Enable;	R/W	0x0
		Generate IRQ pending when the GPIO trigger		
		event is detect, and send IRQ to INTC when		
		GPIO INTC MSK is '1'.		
19:15	Reserved	Reserved	R	0x0
10.110		GPIO PAD Drive Control		ene
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
11.12		100:Level 5: 10mA		UNI
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO 10K PU Enable.		
11	10KPUEN	0: Disable	R/W	0x0
11		1: Enable	1.7	0,0
10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		0.10
9	GPIO100KPDEN	0: Disable	R/W	0x0
5		1: Enable	,	ene
		GPIO 50K PU Enable.		
8	GPIO50KPUEN	0: Disable	R/W	0x0
0	di losoki olin	1: Enable	1.7	0,0
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
,	GLIOINEN	1: Enable	1.7	0,0
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
Ŭ	GHOODIEN	1: Enable		UNU
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
5	51111	1: enable		UNU
		GPIO Analog/Digital Select Register		
		0: Digital Function from MFP		
		1:Analog Function(LRADC9)		
4	AD_Select	Note: There is only one GPIO can be set as	R/W	0x0
		LRADC9. When this GPIO is set as LRADC9,		
		other can't be set as LRADC9.		
		Multi-Function of GPIO		
3:0	MFP	0x0: LCD_SEG5	R/W	0x1
5.0		0x1: GPIO25	1.7.4	0/1



0x2: LED_SEG5	
0x3: LCD_D5	
0x4: EM_D5	
0x5: PWM6	
0x6: I2SRX_MCLK	
0x7: SD1_DAT3	
0x8: UART0_RX	
Others: Reserved	

# 12.4.22 GPIO26\_CTL

GPIO26 co	ontrol Register			
Offset=0x7	74			
Bit(s)	Name	Description	R/W	Reset
31:26	Reserved	Reserved	R	0x0
25	GPIO_INTC_MSK	<ul><li>GPIO INTC mask.</li><li>O: Mask the interrupt, do not send the interrupt to the INTC module;</li><li>1: Send interrupt to the INTC, when the GPIO trigger event is detect</li></ul>	R/W	0x0
24	Reserved	Reserved	R	0x0
23:21	GPIO_TRIG_CTL	GPIO trigger mode 000: rising edge 001: falling edge 010:dual edge 011: hight level 100: low level Others: Reserved	R/W	0x0
20	GPIO_INTCEN	<ul> <li>GPIO INTC Enable.</li> <li>Disable;</li> <li>Do not generate IRQ pending and do not send IRQ to INTC.</li> <li>1: Enable;</li> <li>Generate IRQ pending when the GPIO trigger event is detect, and send IRQ to INTC when GPIO_INTC_MSK is '1'.</li> </ul>	R/W	0x0
19:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         110:Level 7:       14mA         111:Level 8:       16mA	R/W	0x1
11	10KPUEN	GPIO 10K PU Enable. 0: Disable 1: Enable	R/W	0x0
10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable	R/W	0x0



	AI32613 Datasileet			
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Input Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO Output Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
		PAD Schmitt enable bit of GPIO:		
5	SMIT	0: disable	RW	0x0
		1: enable		
	AD_Select	GPIO Analog/Digital Select Register		
		0: Digital Function from MFP	R/W	0x0
4		1:Analog Function(LRADC10)		
4	AD_Select	Note: There is only one GPIO can be set as		
		LRADC10. When this GPIO is set as LRADC10,		
		other can't be set as LRADC10.		
		Multi-Function of GPIO		
		0x0: LCD_SEG6		
		0x1: GPIO26		
		0x2: LED_SEG6		
		0x3: LCD_D6		
3:0	MFP	0x4: EM_D6	R/W	0x1
		0x5: PWM7		
		0x6: Reserved		
		Ox7: IR_RX		
		0x8: UART1_TX		
		Others: Reserved		

## 12.4.23 GPIO38\_CTL

GPIO38 control Register(GPIO38 work in VCC domain) Offset=0xA4

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
8		GPIO 100K PU Enable.	D /\\/	0.0
ð	GPIO100KPUEN	0: Disable	R/W	0x0



		1: Enable		
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO38 1: Analog Function(VRO)	R/W	0x1
3:0	Reserved	Reserved	R	0x0

# 12.4.24 GPIO39\_CTL

GPIO39 control Register(GPIO39 work in VCC domain) Offset=0xA8

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA	R/W	0x1
11:10	Reserved	111:Level 8: 16mA Reserved	R	0x0
11.10	nesel veu	GPIO 100K PD Enable.		0.00
9	GPIO100KPDEN	0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO39 1: Analog Function(VRO_S)	R/W	0x1
3:0	Reserved	Reserved	R	0x0

#### 12.4.25 GPIO40\_CTL

GPIO40 control Register(GPIO40 work in AVCC domain)



Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mA	.,	
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO40 1: Analog Function(AUX0L)	R/W	0x1
3:0	Reserved	Reserved	R	0x0

# 12.4.26 GPIO41\_CTL

GPIO41 control Register(GPIO41 work in AVCC domain) Offset=0xB0

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA 001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
8	GPIO100KPUEN	GPIO 100K PU Enable.	R/W	0x0



		0: Disable 1: Enable		
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO41 1: Analog Function(AUX0R)	R/W	0x1
3:0	Reserved	Reserved	R	0x0

# 12.4.27 GPIO42\_CTL

GPIO42 control Register(GPIO42 work in VCC domain) Offset=0xB4

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA	R/W	0x1
		110:Level 7: 14mA 111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO42 1: Analog Function(AOUTL)	R/W	0x1
3:0	Reserved	Reserved	R	0x0



# 12.4.28 GPIO43\_CTL

GPIO43 control Register(GPIO43 work in VCC domain) Offset=0xB8

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
14:12	PADDRV	GPIO PAD Drive Control 000:Level 1: 2mA 001:Level 2: 4mA 010:Level 3: 6mA 011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA 110:Level 7: 14mA 111:Level 8: 16mA	R/W	0x1
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO43 1: Analog Function(AOUTR)	R/W	0x1
3:0	Reserved	Reserved	R	0x0

## 12.4.29 GPIO44\_CTL

GPIO44 control Register(GPIO44 work in AVCC domain) Offset=0xBC

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable.	R/W	0x0



		0: Disable		
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOInput Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOOutput Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
5	Reserved	Reserved	R	0x0
		GPIO Analog/Digital Select Register		
4	AD_Select	0:GPIO44	R/W	0x1
		1: Analog Function(AUX1L)		
3:0	Reserved	Reserved	R	0x0

## 12.4.30 GPIO45\_CTL

GPIO45 control Register(GPIO45 work in AVCC do	main)
Offset=0xC0	

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control 000:Level 1: 2mA		
14.42		001:Level 2: 4mA 010:Level 3: 6mA	5.44	0.1
14:12	PADDRV	011:Level 4: 8mA 100:Level 5: 10mA 101:Level 6: 12mA	R/W	0x1
		110:Level 7: 14mA 111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable. 0: Disable 1: Enable	R/W	0x0
8	GPIO100KPUEN	GPIO 100K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	GPIOINEN	GPIOInput Enable. 0: Disable 1: Enable	R/W	0x0
6	GPIOOUTEN	GPIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5	Reserved	Reserved	R	0x0
4	AD_Select	GPIO Analog/Digital Select Register 0:GPIO45 1: Analog Function(AUX1R)	R/W	0x1
3:0	Reserved	Reserved	R	0x0



#### GPIO46 control Register(GPIO46 work in AVCC domain) Offset=0xC4

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
		GPIO 100K PD Enable.		
9	GPIO100KPDEN	0: Disable	R/W	0x0
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOInput Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOOutput Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
5	Reserved	Reserved	R	0x0
		GPIO Analog/Digital Select Register		
4	AD_Select	0:GPIO46	R/W	0x1
		1: Analog Function(MIC0)		
3:0	Reserved	Reserved	R	0x0

### 12.4.32 GPIO47\_CTL

GPIO47 control Register(GPIO47 work in AVCC domain) Offset=0xC8

Bit(s)	Name	Description	R/W	Reset
31:15	Reserved	Reserved	R	0x0
		GPIO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	PADDRV	011:Level 4: 8mA	R/W	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
11:10	Reserved	Reserved	R	0x0
9	GPIO100KPDEN	GPIO 100K PD Enable.	R/W	0x0



		0: Disable		
		1: Enable		
		GPIO 100K PU Enable.		
8	GPIO100KPUEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOInput Enable.		
7	GPIOINEN	0: Disable	R/W	0x0
		1: Enable		
		GPIOOutput Enable.		
6	GPIOOUTEN	0: Disable	R/W	0x0
		1: Enable		
5	Reserved	Reserved	R	0x0
		GPIO Analog/Digital Select Register		
4	AD_Select	0:GPIO47	R/W	0x1
	_	1: Analog Function(MIC1)		
3:0	Reserved	Reserved	R	0x0

#### 12.4.33 GPIO\_ODAT0

GPIO Output Data register 0;

Offset = 0x100

Bit(s)	Name	Description	R/W	Reset
31:0	GPIO_ODAT	GPIO[31:0] Output Data.	R/W	0x0

#### 12.4.34 GPIO\_ODAT1

GPIO Output Data register 1;

Offset = 0x104

Bit(s)	Name	Description	R/W	Reset
31:20	Reserved	Reserved	R	0x0
19:0	GPIO_ODAT	GPIO[51:32] Output Data.	R/W	0x0

## 12.4.35 GPIO\_BSR0

GPIO Output Data bit set register 0; Offset = 0x108

Bit(s)	Name	Description	R/W	Reset
31:0	GPIO_BSR	<ul> <li>GPIO[31:0] Output Data bit set register</li> <li>0: Not care;</li> <li>1: Set the opposite bit of GPIO_ODATO as</li> <li>'1' and Set the GPIO to high level;</li> <li>Write this bit to '1', then will be clear automatically</li> </ul>	R/W	0x0

#### 12.4.36 GPIO\_BSR1

GPIO Output Data bit set register 1;



Offset = 0x10C				
Bit(s)	Name	Description	R/W	Reset
31:20	Reserved	Reserved	R	0x0
19:0	GPIO_BSR	<ul> <li>GPIO[51:32] Output Data bit set register</li> <li>0: Not care;</li> <li>1: Set the opposite bit of GPIO_ODATO as</li> <li>'1' and Set the GPIO to high level;</li> <li>Write this bit to '1', then will be clear automatically</li> </ul>	R/W	0x0

#### **GPIO\_BRR0** 12.4.37

GPIO Output Data bit reset register 0; Offset = 0x110				
Bit(s)	Name	Description	R/W	Reset
31:0	GPIO_BRR	<ul> <li>GPIO[31:0] Output Data bit reset register</li> <li>0: Not care;</li> <li>1: Set the opposite bit of GPIO_ODATO as</li> <li>'0' and Set the GPIO to low level;</li> <li>Write this bit to '1', then will be clear automatically</li> </ul>	R/W	0x0

#### 12.4.38 **GPIO\_BRR1**

GPIO Output Data bit reset register 1;

Offset = 0x114

Bit(s)	Name	Description	R/W	Reset
31:20	Reserved	Reserved	R	0x0
19:0	GPIO_BRR	<ul> <li>GPIO[51:32] Output Data bit reset register</li> <li>0: Not care;</li> <li>1: Set the opposite bit of GPIO_ODATO as</li> <li>'0' and Set the GPIO to low level;</li> <li>Write this bit to '1', then will be clear automatically</li> </ul>	R/W	0x0

#### 12.4.39 **GPIO\_IDAT0**

GPIO Input Data register 0;

Offset = 0x118

Bit(s)	Name	Description	R/W	Reset
31:0	GPIO_IDAT	GPIO[31:0] Input Data.	R	0x0

#### 12.4.40 **GPIO\_IDAT1**

GPIO Input Data register 1;

Offset = 0x11C

	Bit(s)	Name	Description	R/W	Reset
--	--------	------	-------------	-----	-------



31:20	Reserved	Reserved	R	0x0
19:0	GPIO_IDAT	GPIO[51:32] Input Data.	R	0x0

### 12.4.41 GPIO\_PD0

GPIO IRQ Pending register 0;

Offset = 0x120

Bit(s)	Name	Description	R/W	Reset
31:0	GPIO_PD	GPIO[31:0] IRQ Pending register. '0': No IRQ '1': IRQ Writing 1 to the bit is clear it.	R/W	0x0

### 12.4.42 GPIO\_PD1

GPIO IRQ Pending register 1; Offset = 0x124

Bit(s)	Name	Description	R/W	Reset
31:20	Reserved	Reserved		0x0
19:16	GPIO_PD1	GPIO[51:48] IRQ Pending register. '0': No IRQ '1': IRQ Writing 1 to the bit is clear it.	R/W	0x0
15:6	Reserved	Reserved	R	0x0
5:0	GPIO_PD0	GPIO[37:32] IRQ Pending register. '0': No IRQ '1': IRQ Writing 1 to the bit is clear it.	R/W	0x0

### 12.4.43 WIO0\_CTL

Wake up IO0/SIO0 control Register(This register is work in RTCVDD domain, WIO0 work in SVCC domain) Offset=0x140

Bit(s)	Name	Description	R/W	Reset
31:17	Reserved	Reserved	R	0x0
16	SIODAT	SIO Input/Output Data.	R/W	0x0
15	Reserved	Reserved	R	0x0
14:12	PADDRV	SIO PAD Drive Control         000:Level 1:       2mA         001:Level 2:       4mA         010:Level 3:       6mA         011:Level 4:       8mA         100:Level 5:       10mA         101:Level 6:       12mA         110:Level 7:       14mA         111:Level 8:       16mA	R/W	0x0
11:10	Reserved	Reserved	R	0x0
9	SIO500KPDEN	SIO 500K PD Enable.	R/W	0x0



		0: Disable 1: Enable		
8	SIO500KPUEN	SIO 500K PU Enable. 0: Disable 1: Enable	R/W	0x0
7	SIOINEN	SIOInput Enable. (When used as WIO, this bit should also be enable ) 0: Disable 1: Enable	R/W	0x0
6	SIOOUTEN	SIOOutput Enable. 0: Disable 1: Enable	R/W	0x0
5:0	Reserved	Reserved	R	0x0

## **13** Electrical Characteristics

### **13.1 Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Ambient	Tout	10	70	**
Temperature	Tamb	-10	70	°C
Storage	Teta	-55	+150	°C
temperature	Tstg	-55	+120	Ľ
ESD Stress voltage	Vesd (Human body model)	4000	-	V
	BAT	3.0	5	V
Supply Voltage	VCC/AVCC/VDDIF/VDDRF/VDDLO/VDDDAC/SVCC	2.7	3.6	V
	ADC12	0.8	1.5	V
leses at Malta an	ONOFF	-	5	V
Input Voltage	3.3V IO	2.7	VCC+0.2	V

#### Table 13-1 Absolute Maximum Ratings

Note:

Even if one of the above parameters exceeds the absolute maximum ratings momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the value exceeding, which the product may be physically damaged. Use the product well within these ratings.

### **13.2 Recommended PWR Supply**

Supply Voltage	Min	Тур	Max	Unit
BAT (Li)	3.3	3.8	4.5	V
VCC/VDDIF/VDDRF/VDDLO/VDDDAC/SVCC	2.7	3.1	3.4	V
AVCC	2.4	2.95	3.25	V
ADC12	1.08	-	1.45	V

#### **13.3 DC Characteristics**

#### Table 13-3 DC Parameters for +3.3V IO Pin with Schmitt Trigger Off

Parameter Symbol Mi		Min.	Max.	Unit	Condition
Low-level input voltage	VIL	-	0.8	V	VCC = 3.1V



ATS2819 Datasheet

High-level input voltage	VIH	2.0	-	V	Tamb = -10 to
Low-level output voltage	VOL	-	0.4	V	70 °C
High-level output voltage	VOH	2.4	-	V	

#### Table 13-4 DC Parameter for +3.3V IO Pin with Schmitt Trigger On

Parameter	Symbol	Min.	Max.	Unit	Condition	
Schmitt trigger positive-going threshold	VT+	-	1.9	V	VCC=3.1V Tamb = -10 to	
Schmitt trigger negative-going threshold	VT-	1.2	-	V	70 °C	

### **13.4 PWR Consumption**

#### Table 13-5 PWR Consumption Table

VDD = 1.2V @ 25°C unless otherwise specified

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Standby	ls	Vbat = 3.8V;	-	45	60	uA

### **13.5 Bluetooth Characteristics**

#### 13.5.1 Transmitter

#### Table 13-6 Transmitter characteristics

VDD = 1.2V @ 25°C

Parameter	Condition	Min.	Тур.	Max.	Unit
Maximum RF Transmit PWR	-	-	4		dBm
RF PWR Control Range		-	16	-	dB

#### 13.5.2 Receiver

#### Table 13-7 Receiver Performance

_ Core Supply Voltage = 1.2V @ 25°C					
Parameter	Condition	Min.	Тур.	Max.	Unit
Sensitivity(when packet Type is 2-DH5)	0.1% BER	-	-86	-	dBm

#### 13.5.3 Harmonic

#### Table 13-8 Harmonic

Parameter	2402MHz	2440MHz	2480MHz	Unit
2 <sup>nd</sup> harmonic typical	-	-50	-	dBm
3 <sup>rd</sup> harmonic typical	-	-50	-	dBm

Note:

A  $\pi$  -type matching or a Low Pass Filter(LPF) or Band Pass Filter(BPF) is needed to suppress the 2<sup>nd</sup> and 3<sup>rd</sup> harmonic energy, follow Actions design guide.



### **13.6 Stereo Audio ADC**

Pre-Amplifier						
Parameter	Conditions		Min	Тур	Max	Unit
Full Scale Input Voltage	THD+N < 1%		-	-	2.8	Vpp
Analogue gain	AUX OP	-	-12	-	7.5	dB
Analogue gain	MIC OP	Single Ended	0	-	39	dB
Analogue to Digital Co	onverter					
Resolution	-		-	-	16	Bits
Input Sample Rate	-		8	-	48	kHz
SNR	fin = 1kHz@Full Scale Input Voltage, B/W = 22Hz~22kHz,		-	89		dB
(ADC+DAC+PA path)	•	Fs=48kHz & PA 1.6VPP output		91		
Dynamic Range	_	fin = 1kHz@-40dBFS Input		88		dB
(ADC+DAC+PA path)	-	Voltage, B/W = 22Hz~22kHz, Fs=48kHz & PA 1.6VPP output		90	-	ив
THD+N	fin = 1kHz(input=1.6Vpp), B/W		-		-82	
(ADC+DAC+PA path)	= 22Hz~22kHz, Fs=48kHz & PA 1.6VPP output		A-Weighting		-84	dB
Digital gain	-		0	-	45	dB

#### Table 13-9 Audio ADC Parameters

## 13.7 Stereo DAC

#### Table 13-10 Stereo DAC Parameters

Digital to Analogue Converter							
Parameter	Conditions			Min	Тур	Max	Unit
Resolution	-			-	-	16	Bits
Output Sample Rate				8	-	48	kHz
	fin = 1kHz@0dBFS	2.8VPP	-		94	_	dB
SNR	input B/W =	output@Load=10kΩ	A-Weighting	-	97	-	uв
אווכ	22Hz~22kHz	1.6VPP output@Load=16.5Ω	-	-	93		dB
	Fs=48kHz		A-Weighting		96	- UB	ив
	fin =	2.8VPP	-		90		dB
Dunamia Danga	1kHz@-48dBFS	output@Load=10kΩ	A-Weighting	-	92	-	ив
Dynamic Range	input B/W = 22Hz~22kHz	1.6VPP	-		89		dB
	Fs=48kHz	output@Load=16.5Ω	A-Weighting	-	91	-	ав
	THD+N fin = 1kHz@0dBFS input B/W =		-		-81		dD
וחט+וא			A-Weighting	-	-83	-	dB



ATS2819 Datasheet

	22Hz~22kHz Fs=48kHz	1.6VPP output@Load=16.5Ω	A-Weighting		-83 -85		
Digital gain	-				-		-
Stereo crosstalk	fin = 1kHz@0dBFS input		-	-	-87	-	dB
PWR Amplifier							
fin =	fin = 1kHz@0dBFS 2.8VPP input Fs=48kHz output@Load=	2.8VPP	Single	-	-	945	mVrms
Max		output@Load=10kΩ	Ended Output	-	-	-	mW
Amplitude/PWR	fin = 1kHz@0dBFS	1.6VPP	Single	-	-	550	mVrms
_		output@Load=16.5Ω	Ended Output	-	-	18.3	mW



# **Acronyms and Abbreviations**

Abbreviations AEC	<b>Descriptions</b> Acoustic Echo Cancellers
ADC	Analog-to-Digital-Converter
CP0	Control Coprocessor 0
DAC	Digital-to-Analog-Converter
dBFS	dB Full Scale
DMA	Direct Memory Access
GPIO	General Purpose Input Output
HOSC	High Frequency OSC
INTC	Interrupt Controller
IRQ	Interrupt Request
MIC	Microphone
MMU	Memory Management Unit
MFP	Multiple Function PAD
OSC	Oscillator



Actions (Zhuhai) Technology Co., Limited Address:No. 1 / C, Ke Ji Si Road, Hi-Tech Zone, Tangjia, Zhuhai Tel:+86-756-3392353 Fax:+86-756-3392251 Post Code:519085 http://www.actions-semi.com Business Email: mp-sales@actions-semi.com Technical Service Email: mp-cs@actions-semi.com