

---

## STEVAL-IPM07F motor control power board based on the SLLIMM™ 2nd series of IGBT IPMs

---

### Introduction


The STEVAL-IPM07F is a compact motor drive power board based on SLLIMM™ (small low-loss intelligent molded module) 2nd series (STGIF7CH60TS-L). It provides an affordable and easy-to-use solution for driving high power motors for a wide range of applications such as power white goods, air conditioning, compressors, power fans, high-end power tools and 3-phase inverters for motor drives in general. The IPM itself consists of short-circuit rugged IGBTs and a wide range of features like undervoltage lockout, smart shutdown, embedded temperature sensor and NTC, and overcurrent protection.

The main characteristics of this evaluation board are small size, minimal BOM and high efficiency. It consists of an interface circuit (BUS and  $V_{CC}$  connectors), bootstrap capacitors, snubber capacitor, hardware short-circuit protection, fault event and temperature monitoring. In order to increase the flexibility, it is designed to work in single- or three-shunt configuration and with double current sensing options such as using three dedicated onboard op-amps, or op-amps embedded in the MCU. The Hall/Encoder part completes the circuit.

Thanks to these advanced characteristics, the system has been specifically designed to achieve fast and accurate current feedback conditioning, satisfying the typical requirements for field-oriented control (FOC).

The STEVAL-IPM07F is compatible with ST's STM32-based control board, enabling designers to build a complete platform for motor control.

Figure 1: SLLIMM 2nd series motor control internal demo board (top view)



## Contents

<b>1</b>	<b>Key features.....</b>	<b>5</b>
<b>2</b>	<b>Schematic diagrams.....</b>	<b>6</b>
<b>3</b>	<b>Main characteristics .....</b>	<b>12</b>
<b>4</b>	<b>Filters and key parameters .....</b>	<b>13</b>
4.1	Input signals .....	13
4.2	Bootstrap capacitor .....	13
4.3	Overcurrent protection .....	14
4.3.1	$\overline{SD}$ Pin.....	14
4.3.2	Fault management.....	14
4.3.3	Shunt resistor selection .....	17
4.3.4	RC filter.....	18
4.3.5	Single- or three-shunt selection.....	18
<b>5</b>	<b>Current sensing amplifying network.....</b>	<b>19</b>
<b>6</b>	<b>Temperature monitoring .....</b>	<b>21</b>
6.1	Thermal sensor (VTSO) .....	21
6.2	NTC Thermistor.....	21
<b>7</b>	<b>Firmware configuration for STM32 PMSM FOC SDK .....</b>	<b>23</b>
<b>8</b>	<b>Connectors, jumpers and test pins.....</b>	<b>24</b>
<b>9</b>	<b>Bill of materials.....</b>	<b>27</b>
<b>10</b>	<b>PCB design guide.....</b>	<b>30</b>
10.1	Layout of reference board .....	30
<b>11</b>	<b>Recommendations and suggestions .....</b>	<b>32</b>
<b>12</b>	<b>General safety instructions .....</b>	<b>33</b>
<b>13</b>	<b>References.....</b>	<b>34</b>
<b>14</b>	<b>Revision history .....</b>	<b>35</b>

---

## List of tables

Table 1: Fault timing .....	14
Table 2: Shunt selection .....	17
Table 3: Op-amp sensing configuration.....	19
Table 4: Amplifying networks .....	20
Table 5: ST motor control workbench GUI parameters .....	23
Table 6: Connectors.....	24
Table 7: Jumpers .....	25
Table 8: Test pins .....	26
Table 9: Bill of materials.....	27
Table 10: Document revision history .....	35


## List of figures

Figure 1: SLLIMM 2nd series motor control internal demo board (top view)..... 1  
Figure 2: SLLIMM 2nd series motor control internal demo board: (bottom view) ..... 5  
Figure 3: STEVAL-IPM07F schematic part 1..... 7  
Figure 4: STEVAL-IPM07F schematic part 2..... 8  
Figure 5: STEVAL-IPM07F schematic part 3..... 9  
Figure 6: STEVAL-IPM07F schematic part 4..... 10  
Figure 7: STEVAL-IPM07F schematic part 5..... 11  
Figure 8: STEVAL-IPM07F architecture ..... 12  
Figure 9: CBOOT graph selection ..... 13  
Figure 10: SD failure due to overcurrent..... 15  
Figure 11: SD failure due to undervoltage (UVLO below 50  $\mu$ s) ..... 16  
Figure 12: SD failure due to undervoltage (UVLO above 50  $\mu$ s) ..... 16  
Figure 13: One-shunt configuration ..... 18  
Figure 14: Three-shunt configuration..... 18  
Figure 15: Thermal sensor voltage vs temperature ..... 21  
Figure 16: NTC voltage vs temperature..... 22  
Figure 17: Silk screen and etch - top side ..... 30  
Figure 18: Silk screen and etch - bottom side ..... 31

## 1 Key features

- Input voltage: 125 - 400 VDC
- Nominal power: up to 800 W
- Input auxiliary voltage: up to 20 V DC
- Motor control connector (32 pins) interfacing with ST MCU boards
- Single- or three-shunt resistors for current sensing (with sensing network)
- Two options for current sensing: dedicated op-amps or through MCU
- Overcurrent hardware protection
- IPM temperature monitoring and protection
- Hall sensors (3.3 / 5 V)/encoder inputs (3.3 / 5 V)
- IGBT intelligent power module:
  - SLLIMM™ 2<sup>nd</sup> series IPM (STGIF7CH60TS-L - Full-molded package)
- Universal conception for further evaluation with bread board and testing pins
- Very compact size

Figure 2: SLLIMM 2nd series motor control internal demo board: (bottom view)



## 2 Schematic diagrams

Following figures show the whole schematic of the SLLIMM™ 2nd series card for STGIF7CH60TS-L IPM products. This card consists of an interface circuit (BUS and  $V_{CC}$  connectors), bootstrap capacitors, snubber capacitor, short-circuit protection, fault output circuit, temperature monitoring, single-/three-shunt resistors and filters for input signals. It also includes bypass capacitors for  $V_{CC}$  and bootstrap capacitors. The capacitors are located very close to the drive IC, which is very helpful in preventing malfunction due to noise.

Two current sensing options are provided: three dedicated onboard op-amps or using opamps embedded on the MCU. Selection is performed through three jumpers.

The Hall/Encoder part (powered at 5 V or 3.3 V) completes the circuit.

Figure 3: STEVAL-IPM07F schematic part 1




Figure 4: STEVAL-IPM07F schematic part 2






Figure 5: STEVAL-IPM07F schematic part 3




Figure 6: STEVAL-IPM07F schematic part 4





Figure 7: STEVAL-IPM07F schematic part 5



### 3 Main characteristics


The board is designed to be compatible with DC supply from 125 VDC up to 400 VDC voltage.

A bulk capacitor according to the power level of the application must be mounted. The footprint is already provided on the board.

The SLLIMM integrates six IGBT switches with freewheeling diodes together with high voltage gate drivers. Thanks to this integrated module, the system is specifically designed to achieve power inversion in a reliable and compact design. Such integration reduces the required PCB area and the simplicity of the design increases reliability.

In order to increase the flexibility, it can operate in single- or three-shunt configuration by modifying solder bridge jumper settings (see [Section 4.3.5: "Single- or three-shunt selection"](#)).

Figure 8: STEVAL-IPM07F architecture



## 4 Filters and key parameters

### 4.1 Input signals

The input signals (LINx and HINx), able to drive the internal IGBTs, are active high. A 100 k $\Omega$  (typ.) pull-down resistor is built-in for each input signal. In order to prevent input signal oscillation, an RC filter was added on each input and placed as close as possible to the IPM. The filter is designed using a time constant of 10 ns (1 k $\Omega$  and 10 pF).

### 4.2 Bootstrap capacitor


In the 3-phase inverter, the emitters of the low side IGBTs are connected to the negative DC bus ( $V_{DC-}$ ) as common reference ground, which allows all low side gate drivers to share the same power supply, while the emitter of high side IGBTs is alternately connected to the positive ( $V_{DC+}$ ) and negative ( $V_{DC-}$ ) DC bus during running conditions.

A bootstrap method is a simple and cheap solution to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode. The SLLIMM 2<sup>nd</sup> series family includes a patented integrated structure that replaces the external diode. It is realized with a high voltage DMOS functioning as diode with series resistor. An internal charge pump provides the DMOS driving voltage. The value of the  $C_{BOOT}$  capacitor should be calculated according to the application condition.

*Figure 9: "CBOOT graph selection"* shows the behavior of  $C_{BOOT}$  (calculated) versus switching frequency ( $f_{sw}$ ), with different values of  $\Delta V_{CBOOT}$  for a continuous sinusoidal modulation and a duty cycle  $\delta = 50\%$ .

The boot capacitor must be two or three times larger than the  $C_{BOOT}$  calculated in the graph. For this design, a value of 2.2  $\mu\text{F}$  was selected.

Figure 9: CBOOT graph selection



### 4.3 Overcurrent protection

The SLLIMM 2<sup>nd</sup> series integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference  $V_{REF}$  (510 mV typ.) connected to the inverting input, while the non-inverting input available on the CIN pin can be connected to an external shunt resistor to implement the overcurrent protection function. When the comparator triggers, the device enters the shutdown state.

The comparator output is connected to the  $\overline{SD}$  pin in order to send the fault message to the MCU.

#### 4.3.1 $\overline{SD}$ Pin

The  $\overline{SD}$  is an input/output pin (open drain type if used as output). Taking into account the voltage reference on  $\overline{SD}$  (3.3 V), a pull up resistor of 10 k $\Omega$  (R23) is used to guarantee the right bias and consequently to keep the current on the open drain DMOS ( $I_{od}$ ) lower than 3 mA.

The filter on  $\overline{SD}$  (R28 and C20) has to be sized to obtain the desired re-starting time after a fault event and placed as close as possible to the  $\overline{SD}$  pin.

A shutdown event can be managed by the MCU, in this case the  $\overline{SD}$  functions as the input pin.

Conversely, the  $\overline{SD}$  functions as an output pin when an overcurrent or undervoltage condition is detected.

#### 4.3.2 Fault management

The SLLIMM 2<sup>nd</sup> series integrates a specific kind of fault management, useful when  $\overline{SD}$  is functioning as output, able to identify the type of fault event.

As previously described, as soon as a fault occurs, the open-drain (DMOS) is activated and LVGx outputs are forced low.

Two types of fault can be signaled:

- Overcurrent (OC) sensed by the internal comparator (CIN);
- Undervoltage (UVLO) on supply voltage (VCC).

Each fault enables the SD open drain for a different time (see the table below).

The duration of a shutdown event therefore tells us the type of failure that has occurred.

**Table 1: Fault timing**

Symbol	Parameter	Event time	SD open-drain enable time result
OC	Over current event	$\leq 20 \mu s$	20 $\mu s$
		$> 20 \mu s$	OC time
UVLO	Undervoltage lockout	$\leq 50 \mu s$	50 $\mu s$

Symbol	Parameter	Event time	SD open-drain enable time result
	event	> 50 $\mu$ s until the VCC_LS exceed the VCC_LS UV turn ON threshold	UVLO time

Figure 10: "SD failure due to overcurrent" shows a shutdown as the result of an overcurrent event. During the overcurrent, the voltage on the comparator (CIN) exceeds the threshold (0.51 V typ.) and the shutdown is able to stop the application. In this case, the SD event time is about 20  $\mu$ s (for OC event less than 20  $\mu$ s).

Figure 10: SD failure due to overcurrent




Figure 11: "SD failure due to undervoltage (UVLO below 50  $\mu$ s)" shows the shutdown event as the result of an undervoltage condition on the Vcc supply. If Vcc drops below the undervoltage threshold, the shutdown can stop the application. If the voltage on Vcc rises above the Vcc on threshold in less than 50  $\mu$ s, the SD event time is about 50  $\mu$ s.

Figure 11: SD failure due to undervoltage (UVLO below 50  $\mu$ s)





Figure 12: "SD failure due to undervoltage (UVLO above 50  $\mu$ s)" shows the shutdown event as the result of an undervoltage condition on the Vcc supply. In this case, the drop on Vcc is greater than 50  $\mu$ s. The SD event time is the same as the duration of drop.

Figure 12: SD failure due to undervoltage (UVLO above 50  $\mu$ s)





### 4.3.3 Shunt resistor selection

The value of the shunt resistor is calculated by the following equation:

#### Equation 1

$$R_{SH} = \frac{V_{ref}}{I_{OC}}$$

Where  $V_{ref}$  is the internal comparator (CIN) (0.51 V typ.) and  $I_{OC}$  is the overcurrent threshold detection level.

The maximum OC protection level should be set to less than the pulsed collector current in the datasheet. In this design, the overcurrent threshold level is fixed at 30% above the nominal IPM current.

For STGIF7CH60TS-L,  $I_{OC}$  is 10 A peak, therefore:

#### Equation 2

$$R_{SH} = \frac{V_{ref} + V_F}{I_{OC}} = \frac{0.51 + 0.3}{10} = 0.08\Omega$$

Where  $V_F$  is the voltage drop across diodes D6, D7, D8.

For the power rating of the shunt resistor, the following parameters must be considered:

- Maximum load current of inverter (85% of  $I_{nom [Arms]}$ ):  $I_{load(max)}$ .
- Shunt resistor value at  $T_C = 25\text{ }^\circ\text{C}$ .
- Power derating ratio of shunt resistor at  $T_{SH} = 100\text{ }^\circ\text{C}$
- Safety margin.

The power rating is calculated by following equation:

#### Equation 3

$$P_{SH} = \frac{1}{2} \cdot \frac{I_{load(max)}^2 \cdot R_{SH} \cdot margin}{Deratingratio}$$

In case of STGIF7CH60TS-L and  $R_{SH} = 0.08\ \Omega$ :

- $I_{nom} = 7\text{ A} \rightarrow I_{nom[rms]} = \frac{I_{nom}}{\sqrt{2}} \rightarrow I_{load(max)} = 85\%(I_{nom[rms]}) = 4.2\text{ Arms}$
- Power derating ratio of shunt resistor at  $T_{SH} = 100\text{ }^\circ\text{C}$ : 80% (from datasheet manufacturer)
- Safety margin: 30%

#### Equation 4

$$P_{SH} = \frac{1}{2} \cdot \frac{4.2^2 \cdot 0.08 \cdot 1.3}{0.8} = 1.14\text{ W}$$

Considering available commercial values, a 5 W shunt resistor was selected.

Based on the previous equations and conditions, minimum shunt resistance and power rating is summarized below.

**Table 2: Shunt selection**

Device	$I_{nom (peak)}$ [A]	$OCP_{(peak)}$ [A]	$I_{load(max)}$ [Arms]	$R_{SHUNT}$ [ $\Omega$ ]	Minimum shunt power rating $P_{SH}$ [W]
STGIF7CH60TS-L	7	10	4.2	0.08	1.14

### 4.3.4 RC filter

An RC filter network is required to prevent undesired short circuit operation due to the noise on the shunt resistor. In this design, the RC filter, composed of R23, R18, R21, R24 and C19, has a constant time of about 1.3  $\mu$ s. Adding the turn-off propagation delay of the gate driver and the IGBT turn-off time (hundreds of nanoseconds in total), the total delay time is less than 5  $\mu$ s of short circuit withstand IGBT time.

### 4.3.5 Single- or three-shunt selection

Single- or three-shunt resistor circuits can be adopted by setting the solder bridges SW5, SW6, SW7 and SW8.

The figures below illustrate how to set up the two configurations.

Figure 13: One-shunt configuration





Figure 14: Three-shunt configuration



Further details regarding sensing configuration are provided in the next section.

## 5 Current sensing amplifying network

The STEVAL-IPM07F motor control demonstration board can be configured to run in three-shunt or single-shunt configurations for field oriented control (FOC).

The current can be sensed thanks to the shunt resistor and amplified by using the on board operational amplifiers or by the MCU (if equipped with op-amp).

Once the shunt configuration is chosen by setting solder bridge on SW5, SW6, SW7 and SW8 (as described in [Section 4.3.5: "Single- or three-shunt selection"](#)), the user can choose to send the voltage shunt to the MCU amplified or unamplified.

Single-shunt configuration requires a single op amp and three-shunt configuration requires three op amps; therefore, in single-shunt configuration, the only voltage which is sent to the MCU to control the sensing is connected to phase V through SW2.

SW1, SW2, SW4 can select which signals are sent to micro, as described below:

**Table 3: Op-amp sensing configuration**

Symbol	Configuration	Bridge	Sensing
SW1	Single Shunt	1-2	open
		2-3	open
	Three Shunt	1-2	On-board op-amp
		2-3	MCU op-amp
SW2	Single Shunt	1-2	On board op-amp
		2-3	MCU op-amp
	Three Shunt	1-2	On-board op-amp
		2-3	MCU op-amp
SW4	Single Shunt	1-2	open
		2-3	open
	Three Shunt	1-2	On-board op-amp
		2-3	MCU op-amp

The operational amplifier TSV994 used on amplifying networks has a 20 MHz gain bandwidth and operates with a single positive supply of 3.3 V.

The amplification network must allow bidirectional current sensing, so that an output offset  $V_o = +1.65$  V represents zero current.

Referencing the STGIF7CH60TS-L ( $I_{OCP} = 10$  A;  $R_{SHUNT} = 0.08$   $\Omega$ ), the maximum measurable phase current, considering that the output swings from +1.65 V to +3.3 V (MCU supply voltage) for positive currents and from +1.65 V to 0 for negative currents is:

### Equation 5

$$MaxMeasCurrent = \frac{\Delta V}{r_m} = 10A$$

$$r_m = \frac{\Delta V}{MaxMeasCurrent} = \frac{1.65}{10} = 0.165\Omega$$

The overall trans-resistance of the two-port network is:

$$r_m = R_{SHUNT} \cdot AMP = 0.08 \cdot AMP = 0.165\Omega$$

$$AMP = \frac{r_m}{R_{SHUNT}} = \frac{0.165}{0.08} = 2.1$$

Finally choosing  $R_a=R_b$  and  $R_c=R_d$ , the differential gain of the circuit is:

$$AMP = \frac{R_c}{R_a} = 2.1$$

An amplification gain of 2.1 was chosen. The same amplification is obtained for all the other devices, taking into account the OCP current and the shunt resistance, as described in [Table 2: "Shunt selection"](#).

The RC filter for output amplification is designed to have a time constant that matches noise parameters in the range of 1.5  $\mu s$ :

$$4 \cdot \tau = 4 \cdot R_e \cdot C_c = 1.5\mu s$$

$$C_c = \frac{1.5\mu s}{4 \cdot 1000} = 375pF (330pF \text{ selected})$$

**Table 4: Amplifying networks**

Phase	Amplifying network				RC filter	
	Ra	Rb	Rc	Rd	Re	Cc
Phase U	R30	R32	R29	R33	R31	C25
Phase V	R35	R37	R34	R39	R36	C29
Phase W	R40	R42	R38	R43	R41	C31

## 6 Temperature monitoring

The SLLIMM 2<sup>nd</sup> series family integrates a temperature sensor (VTSO) on the low side gate driver and a NTC thermistor placed close to the power stage. The board is designed to use both of them which can be selected by using SW3 in order to monitor internal IPM temperature through the MCU.

### 6.1 Thermal sensor (VTSO)


A voltage proportional to the temperature is available on the TSO pin (17) and easily measurable on the TP20 test pin.

The thermal sensor does not need any pull down resistors.

To increase the noise immunity, a capacitor filter of 1 nF (C16) is placed on this pin.

The following graph shows the typical variation of the voltage as a function of temperature.

**Figure 15: Thermal sensor voltage vs temperature**




### 6.2 NTC Thermistor

The built-in thermistor (85 k $\Omega$  at 25 °C) is inside the IPM and connected between T1 and T2 pins (26, 25).

A pull up resistor (R10) of 12 k $\Omega$  is used in order to guarantee an almost linear voltage variation on the NTC as a function of temperature. This voltage can be easily detected on TP1 test pin.

The figure below shows the typical voltage on T2 as function of temperature.

Figure 16: NTC voltage vs temperature



## 7 Firmware configuration for STM32 PMSM FOC SDK




The following table summarizes the parameters which customize the latest version of the ST FW motor control library for permanent magnet synchronous motor (PMSM): STM32 PMSM FOC SDK for this STEVAL-IPM07F.

**Table 5: ST motor control workbench GUI parameters**

Block	Parameter	Value
Over current protection	Comparator threshold	$V_{ref} + V_f = 0.81 \text{ V}$
	Overcurrent network offset	0
	Overcurrent network gain	0.1 V/A
Bus voltage sensing	Bus voltage divider	1/125
Rated bus voltage info	Min rated voltage	125 V
	Max rated voltage	400 V
	Nominal voltage	325 V
Current sensing	Current reading typology	Single- or three-shunt
	Shunt resistor value	0.08 $\Omega$
	Amplifying network gain	2.1
Command stage	Phase U Driver	HS and LS: Active high
	Phase V Driver	HS and LS: Active high
	Phase W Driver	HS and LS: Active high

## 8 Connectors, jumpers and test pins

Table 6: Connectors

Connector	Reference	Description / pinout																																		
J2		<p>Motor control connector</p> <table border="0"> <tr> <td>1 - emergency stop</td> <td>2 - GND</td> </tr> <tr> <td>3 - PWM-1H</td> <td>4 - GND</td> </tr> <tr> <td>5 - PWM-1L</td> <td>6 - GND</td> </tr> <tr> <td>7 - PWM-2H</td> <td>8 - GND</td> </tr> <tr> <td>9 - PWM-2L</td> <td>10 - GND</td> </tr> <tr> <td>11 - PWM-3H</td> <td>12 - GND</td> </tr> <tr> <td>13 - PWM-3L</td> <td>14 - HV bus voltage</td> </tr> <tr> <td>15 - current phase A</td> <td>16 - GND</td> </tr> <tr> <td>17 - current phase B</td> <td>18 - GND</td> </tr> <tr> <td>19 - current phase C</td> <td>20 - GND</td> </tr> <tr> <td>21 - NTC bypass relay</td> <td>22 - GND</td> </tr> <tr> <td>23 - dissipative brake PWM</td> <td>24 - GND</td> </tr> <tr> <td>25 - +V power</td> <td>26 - heat sink temperature</td> </tr> <tr> <td>27 - PFC sync.</td> <td>28 - VDD_m</td> </tr> <tr> <td>29 - PWM VREF</td> <td>30 - GND</td> </tr> <tr> <td>31 - measure phase A</td> <td>32 - GND</td> </tr> <tr> <td>33 - measure phase B</td> <td>34 - measure phase C</td> </tr> </table>	1 - emergency stop	2 - GND	3 - PWM-1H	4 - GND	5 - PWM-1L	6 - GND	7 - PWM-2H	8 - GND	9 - PWM-2L	10 - GND	11 - PWM-3H	12 - GND	13 - PWM-3L	14 - HV bus voltage	15 - current phase A	16 - GND	17 - current phase B	18 - GND	19 - current phase C	20 - GND	21 - NTC bypass relay	22 - GND	23 - dissipative brake PWM	24 - GND	25 - +V power	26 - heat sink temperature	27 - PFC sync.	28 - VDD_m	29 - PWM VREF	30 - GND	31 - measure phase A	32 - GND	33 - measure phase B	34 - measure phase C
1 - emergency stop	2 - GND																																			
3 - PWM-1H	4 - GND																																			
5 - PWM-1L	6 - GND																																			
7 - PWM-2H	8 - GND																																			
9 - PWM-2L	10 - GND																																			
11 - PWM-3H	12 - GND																																			
13 - PWM-3L	14 - HV bus voltage																																			
15 - current phase A	16 - GND																																			
17 - current phase B	18 - GND																																			
19 - current phase C	20 - GND																																			
21 - NTC bypass relay	22 - GND																																			
23 - dissipative brake PWM	24 - GND																																			
25 - +V power	26 - heat sink temperature																																			
27 - PFC sync.	28 - VDD_m																																			
29 - PWM VREF	30 - GND																																			
31 - measure phase A	32 - GND																																			
33 - measure phase B	34 - measure phase C																																			
J3		<p>Motor connector</p> <ul style="list-style-type: none"> <li>• phase A</li> <li>• phase B</li> <li>• phase C</li> </ul>																																		
J4		<p>VCC supply (20 VDC max)</p> <ul style="list-style-type: none"> <li>• positive</li> <li>• negative</li> </ul>																																		





Connector	Reference	Description / pinout
J7		Supply connector (DC – 125V to 400 V) 1. L - phase 2. N - neutral
J9		Hall sensors / encoder input connector 1. Hall sensors input 1 / encoder A+ 2. Hall sensors input 2 / encoder B+ 3. Hall sensors input 3 / encoder Z+ 4. 3.3 or 5 Vdc 5. GND

Table 7: Jumpers

Jumper	Description
SW3	TSO/NTC
	TSO: jumper on 1-2
	NTC: jumper on 2-3
SW1	To choose current U to send to control board:
	Jumper on 1-2: from amplification
	Jumper on 2-3: directly from motor output
SW2	To choose current V to send to control board
	Jumper on 1-2: from amplification
	Jumper on 2-3: directly from motor output
SW4	To choose current W to send to control board:
	Jumper on 1-2: from amplification
	Jumper on 2-3: directly from motor output
SW13	To modify phase A hall sensor network
SW14	To modify phase B hall sensor network
SW15	To modify phase C hall sensor network
SW9, SW16	To choose input power for Hall/Encoder
	Jumper on 1-2: 5 V
	Jumper on 2-3: 3.3 V
SW5, SW6 SW7, SW8	To choose one-shunt or three-shunt configuration. (Through solder bridge)
	SW5, SW6 close SW7, SW8 open

Jumper	Description
	SW5, SW6 open SW7, SW8 close
	three shunt

Table 8: Test pins

Test Pin	Description
TP1	NTC (T2 pin)
TP2	VBOOTw
TP3	VBOOTv
TP4	VBOOTu
TP5	HinU (high side U control signal input)
TP6	HinV (high side V control signal input)
TP7	HinW (high side W control signal input)
TP8	VCCH
TP9	phase A (U pin)
TP10	phase B (V pin)
TP11	Ground
TP12	LinU (high side U control signal input)
TP13	phase C (W pin)
TP14	LinV (high side V control signal input)
TP15	LinW (high side W control signal input)
TP16	Negative DC input for U phase
TP17	CIN
TP18	Negative DC input for V phase
TP19	Negative DC input for W phase
TP20	TSO (TSO pin)
TP21	Ground
TP22	Ground
TP23	SD (shutdown pin)
TP24	Current_A_amp
TP25	Current_B_amp
TP26	Current_C_amp

## 9 Bill of materials

The components used to build the demonstration board are listed below. The majority of the active components used are available from STMicroelectronics.

**Table 9: Bill of materials**

Item	Qty	Reference	Value	Tol.	Voltage Current	Watt	Package	Manuf.
1	4	C2,C22,C26,C28	10 nF	±10	50V	-	Capacitor, SMD 1206	Any
2	9	C10,C11,C14,C15, C17,C18,C35,C36, C37	10 pF	±10	100V	-	Capacitor, SMD 1206	Any
3	4	C20,C25,C29,C31	330 pF	±10	50V	-	Capacitor, SMD 1206	Any
4	3	C5,C6,C7	2.2 uF	±10	25V	-	Capacitor, SMD 1206	Any
5	6	C8,C13,C23,C32, C33,C34	100 nF	±10	50V	-	Capacitor, SMD 1206	Any
6	2	C12,C21	4.7 uF	±10	50V	-	Elyt. capacitor, 4x4	Any
7	2	C19,C16	1 nF	±10	50V	-	Capacitor, SMD 1206	Any
8	1	C9	0.1 uF	±10	630V	-	Capacitor, SMD 1812	Any
9	3	C24,C27,C30	100 pF	±10	100V	-	Capacitor, SMD 1206	Any
10	2	C3,C4	47 uF	±10	50V	-	Elyt. capacitor, 4x4	Any
11	5	D1,D3,D4,D5 D6	Diode BAT48J	-	-	-	Schottky Diode, SOD323	ST
12	1	D2	LED Red	-	-	-	LED 3 mm, 2 mA, universal	Any
13	1	J2	Connector	-	-	-	Connector 34-pins	Any
14	1	J3	Connector	-	400V	-	Connector - 7 mm - 3 pole	Any
15	1	J4	Connector	-	50V	-	Connector - 5 mm - 2 pole	Any

Item	Qty	Reference	Value	Tol.	Voltage Current	Watt	Package	Manuf.
16	1	J1	Connector	-	300V	-	Connector - 7 mm - 2 pole	Any
17	1	J5	Connector	-	63V	-	Five pins of pin header	Any
18	2	R1,R2	470 kΩ	±1	400V	1/8	Resistor, SMD 1206	Any
19	1	R4	7.5 kΩ	±1	400V	1/8	Capacitor, SMD 1206	Any
20	1	R3	120 Ω	±1	400V	1/8	Resistor, SMD 1206	Any
21	3	R7,R13,R17	3.9 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
22	21	R5,R6,R8,R9, R14,R15,R19, R20, R23,R30,R32, R31, R18,R21,R24, R36, R35,R41,R42, R40, R37	1 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
23	3	R11,R16,R22	3.3 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
24	1	R28	10 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
25	1	R10	12 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
26	6	R29,R33,R34, R38, R39,R43	2.1 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
27	1	R12	5.6 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any
28	3	R25,R26,R27	0.08 Ω	-	-	-	Resistor, SMD 2512	Vishay WSL2816 R0800FE H
29	6	R44,R45,R46, R50, R51,R52	4.7 kΩ	±1	25V	1/8	Resistor, SMD 1206	Any



Item	Qty	Reference	Value	Tol.	Voltage Current	Watt	Package	Manuf.
30	3	R47,R48,R49	2.4 k $\Omega$	$\pm 1$	25V	1/8	Resistor, SMD 1206	Any
31	6	SW1,SW2,SW3,SW4, SW9,SW16	Jumper 2.54	-	-	-	Three pins of pin header	Any
32	6	SW10,SW11, SW12,SW13, SW14,SW15	Jumper 2.54	-	-	-	Two pins of pin header	Any
33	12	-	2.54mm,low profile,con nector	-	-	-	-	Any
34	2	SW7,SW8	Solder Bridge	-	-	-	-	NA
35	2	SW5,SW6	open	-	-	-	-	Any
36	26	TP1,TP2,TP3, TP4, TP5,TP6, TP7,TP8,  TP9,TP10,TP11,TP12,  TP13,TP14,TP15,TP16,  TP17,TP18,TP19,TP20,  TP21,TP22,TP23,TP24, TP25,TP26	PCB terminal 1mm	-	-	-	Test pin	Any
37	1	U1	TSV994	-	-	-	Op amp, SO14	ST
38	1	U2	STGIF7CH 60TS-L	-	-	-	STGIF7CH 60TS-L	ST
39	3	RC1,RC7,RC9	0 $\Omega$	Any	Any	Any	Resistor, SMD 0805	Any
40	7	RC2,RC3,RC4, RC5,RC6, RC8,RC10	not assembled		not assemble d		not assembled	Any
41	9	to close switch for: SW1, SW2, SW3, SW4,  SW9, SW10, SW11, SW12, SW16	-	-	-	-	-	Any

## 10 PCB design guide

Optimization of PCB layout for high voltage, high current and high switching frequency applications is a critical point. PCB layout is a complex matter as it includes several aspects, such as length and width of track and circuit areas, but also the proper routing of the traces and the optimized reciprocal arrangement of the various system elements in the PCB area.

A good layout can help the application to properly function and achieve expected performance. On the other hand, a PCB without a careful layout can generate EMI issues, provide overvoltage spikes due to parasitic inductance along the PCB traces and produce higher power loss and even malfunction in the control and sensing stages.

In general, these conditions were applied during the design of the board:

- PCB traces designed as short as possible and the area of the circuit (power or signal) minimized to avoid the sensitivity of such structures to surrounding noise.
- Good distance between switching lines with high voltage transitions and the signal line sensitive to electrical noise.
- The shunt resistors were placed as close as possible to the low side pins of the SLLIMM. To decrease the parasitic inductance, a low inductance type resistor (SMD) was used.
- RC filters were placed as close as possible to the SLLIMM pins in order to increase their efficiency.

### 10.1 Layout of reference board

All the components are inserted on the top of the board. Only the IPM module is inserted on the bottom to allow the insertion of a suitable heatsink for the application.

Figure 17: Silk screen and etch - top side





Figure 18: Silk screen and etch - bottom side



## 11 Recommendations and suggestions

- The BOM list is not provided with a bulk capacitor already inserted in the PCB. However, the necessary space has been included (C1) and therefore it is advisable to use an appropriate bulk capacity to stabilize the bus supply voltage.
- Similarly, the BOM list does not include the heat sink. It is possible put the heat sink, above the IPM on the bottom of the PCB, with thermal conductive foil and screws. The value of  $R_{TH}$  has to be considered for good thermal performance; it depends on certain factors such as current phase, switching frequency, power factor and ambient temperature.



## 12 General safety instructions

**Warning:** the evaluation board works with high voltage which could be deadly for the users. Furthermore all circuits on the board are not isolated from the line input. Due to the high power density, the components on the board as well as the heat sink can be heated to a very high temperature, which can cause a burning risk when touched directly. The users should be engineers and technicians who are experienced in power electronics technology and make sure that no danger or risk may occur while operating this board.



After the operation of the evaluation board, the bulk capacitor C1 (if used) may still store a high energy for several minutes. So it must be first discharged before any direct touching of the board.



In order to protect the bulk capacitor C1, it is strongly recommended for the users to use an external brake chopper after C1 (to discharge the high brake current back from the induction motor).

## 13 References

1. STGIF7CH60TS-L datasheet
2. TSV994 datasheet
3. STTH15R06 datasheet
4. UM1052 user manual
5. AN 4076

## 14 Revision history

Table 10: Document revision history

Date	Version	Changes
01-Mar-2016	1	Initial release.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved