

Table of Contents

2	Notes and Block Diagram
3	S32K144 MCU
4	OpenSDA interface
5	Power Supply/SWD
6	I/O Headers


Revisions

Rev	Description	Date	Approved
XA	Initial Release	APR-13-2016	O. Romero
A	Prototype Production	APR-14-2016	O. Romero
AX1	Development	AUG-16-2016	O. Romero
B	2nd Release	SEP-02-2016	O. Romero


S32K144EVB-Q100

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-6598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
ICAP Classification: FCP: FIUO: X PUBI:			
Designer: Oswaldo Romero	Drawing Title: S32K144EVB-Q100		
Drawn by: Oswaldo Romero	Page Title: TITLE PAGE		
Approved: APPROVER	Size C	Document Number SCH-29248 PDF: SPF-29248	Rev B
Date: Friday, September 02, 2016		Sheet 1 of 6	


1. Unless Otherwise Specified:
 - All resistors are in ohms, 1% and 5%
 - All capacitors are in uF, 10%, 20% and 5%
 - All voltages are DC
 - All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



Note: VREFH can be selected from the following 3 options:
 - Option 1 (default): VREFH = VDD_MCU, place R103, dnp R99, R109 and D7.
 - Option 2: VREFH = 3.0V from D7, place D7 and R99, dnp R103 and R109.
 - Option 3: VREFH=AREF, place R109, dnp R103, R99 and D7.



AREF






CAD Note: R125 and R126 POKA-YOKE: Place R125 and R126 with the same orientation and provide same airgap between the two resistors terminals in a square fashion

freescale™
 semiconductor

ICAP Classification: FCP: _____ FIUO: X PUBI: _____
 Drawing Title: **S32K144EV-B-Q100**
 Page Title: **S32K144 MCU**

Size C	Document Number SCH-29248 PDF: SPF-29248	Rev B
Date: Friday, September 02, 2016	Sheet 3 of 6	

OpenSDA Interface



Isolation and level shift stage
(for 1.8 to 5V compatibility)

OPEN SDA INPUT POWER
P3V3_SDA

Note: 3.3VDC, 10mA should be provided to this rail (P3V3_SDA) in order to power openSDA module.

OPEN SDA POWER OUTPUTS


SDA_VOUT33 *i path*
Note: You can power openSDA with your own power supplies by replacing this rail (SDA_VOUT33) with your 3.3V power supply rail.

PSV_SDA_PSW *i path*
SDA_VOUT33 can provide up to 120mA of power at 3.3VDC to your system.
PSV_TRG_SDA can provide up to 450mA (per USB spec) of power at 5VDC to your system.


I/O POWER INPUT
V_TGTMCU

V_BRD is supported from 1.8V to 5V.
Power should be provided to this rail for the logic related to your platform I/O.


SDA_SPI0_RST_B R41 0 SDA_SWD_EN
SDA_SPI0_CS R38 0 SDA_SWD_OE
DNP
DNP
{For enablement purposes only}




VREG + CANPHY + LINPHY




Power Supply Selection



MCU Current Measurement



SWD CONNECTOR S32K144 Programming









LEVEL SHIFTERS

freescale

ICAP Classification: FCP: _____ FIUO: X PUBI: _____
 Drawing Title: **S32K144EV-B-Q100**
 Page Title: **Power Supply/SWD/Reset**

Size C	Document Number SCH-29248 PDF: SPF-29248	Rev B
Date: Friday, September 02, 2016	Sheet 5 of 6	



ICAP Classification: FCP: _____ FIUO: X PUBI: _____		
Drawing Title: S32K144EVb-Q100		
Page Title: I/O Headers		
Size C	Document Number SCH-29248 PDF: SPF-29248	Rev B
Date: Friday, September 02, 2016	Sheet 6 of 6	