TI Designs: TIDA-01375

EMC-Compliant, Automotive Daytime Running Light and Position Light Reference Design



Description

This automotive reference design details a solution for a daytime running light (DRL) and position light. The automotive battery directly supplies the TPS92830-Q1 linear light-emitting-diode (LED) controller used in this design, which allows the designer to use the same LEDs for both functions. This reference design also features good electromagnetic compatibility (EMC) performance, full protection, and diagnostics.

Resources

TIDA-01375 Design Folder
TPS92830-Q1 Product Folder



ASK Our E2E Experts





Features

- · Automotive Battery Supply
- Meets CISPR 25 Conducted and Radiated Emission Standards and Passes ISO11452-4 BCI Test
- DRL and Position Light Reuse by Using Device Internal PWM Generator
- LED-String Open-Circuit, Short-to-Ground, and Short-to-Battery Diagnostics With Auto Recovery
- Fault Bus Configurable as One-Fails—All-Fail or Only-Failed-Channel-Off
- LED Thermal Protection

Applications

- · Automotive Daytime Running Light
- Automotive Position Light







An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.



System Description www.ti.com

1 System Description

Automotive DRLs and position lights often reuse the same LEDs with two levels of brightness. This reference design offers a dual-brightness solution for DRL and position light reuse applications using the integrated pulse-width modulation (PWM) generator of the TPS92830-Q1 controller. Using linear devices, this design has a satisfactory EMC performance that meets CISPR 25 Class-5 conducted emission and radiated emission standards and passes the ISO11452-4 bulk current injection (BCI) test.

This design provides protection to the LEDs and device from LED string short-to-ground and open-circuit faults with auto recovery. The LED open-circuit detection is disabled to avoid false diagnostics on an output channel resulting from a low supply voltage. By using different FAULT bus configurations, the designer can configure the system as one-fails—all-fail or only-failed-channel-off.

In the design, the LED strings are located on another board with a negative temperature coefficient (NTC) thermistor placed near the LEDs. The thermistor is used to protect the LEDs from overheating by reducing the output current when the detected temperature rises above the set point. Also, the LED current can be reduced when the input voltage is higher than 18 V to protect the MOSFETs from overheating.

1.1 Key System Specifications


Table 1. Key System Specifications

PARAMETER	SPECIFICATION
Input voltage range	9 V to 16 V
Output current (DRL)	300 mA/CH
Output current (position light)	300 mA/CH with 10% duty cycle
LED number	2s3p
LED type	LUW H9GP, OSRAM



2 System Overview

2.1 Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 1. TIDA-01375 Block Diagram

2.2 Highlighted Products

2.2.1 TPS92830-Q1

The TPS92830-Q1 device is an advanced automotive-grade, high-side, constant-current linear LED controller for delivering high current using external N-channel MOSFETs. The device has a full set of features for automotive applications. Each channel of the TPS92830-Q1 device sets the channel current independently by the sense resistor value. An internal precision constant-current regulation loop senses the channel current by the voltage across the sense resistor and controls the gate voltage of the N-channel MOSFET accordingly. The device also integrates a two-stage charge pump for low-dropout operation. The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. PWM dimming allows multiple sources for flexibility—internal PWM generator, external PWM inputs, or power-supply dimming. Various diagnostics and protection features specially designed for automotive applications help improve system robustness and ease of use. A one-fails—all-fail FAULT bus supports TPS92830-Q1 operation together with the TPS92630-Q1, TPS92638-Q1, and TPS9261x-Q1 family to fulfill various fault-handling requirements.

For more information on the TPS92830-Q1 device used in this reference design, refer to the product folder at www.ti.com.

2.3 System Design Theory

This reference design uses one TPS92830-Q1 linear LED controller to drive three white LED strings. The design offers a dual-brightness output for automotive DRL and position light applications. With a full set of features from TPS92830-Q1, the design can realize various functions with simple external circuits. Figure 2 shows the schematic of the design. The following subsections provide details on the design process.






Figure 2. TIDA-01375 Schematic

⁴ EMC-Compliant, Automotive Daytime Running Light and Position Light Reference Design



2.3.1 Dual-Brightness Design

2.3.1.1 Dual-Brightness Concept

This design uses the same set of LEDs to illuminate both the DRL and position light. The LEDs can operate at two different brightness levels. One way to set the brightness level is through analog dimming, which means the LEDs always operate at a 100% duty cycle and the maximum current through the LEDs varies to the required level of brightness. However, note that differing levels of LED current may affect the LED color temperature. The other option is to use PWM dimming, which can achieve the desired dimming ratio with the same color temperature.

The TPS92830-Q1 device provides an integrated precision PWM generator for on-chip PWM dimming. An external RC circuit sets the duty cycle and frequency of the PWM signal, as the previous Figure 2 shows. The device can flexibly switch between the internal PWM modulation mode and the 100% duty cycle mode by using the FD input. When the FD pin is high, the internal PWM generator is bypassed and the PWM inputs take complete control of the output.

In this design, when the DRL is connected to the battery, the FD is high. The LED strings work in DRL mode. The output is 300 mA per string at a 100% duty cycle. When the PL is connected to the battery, the FD is low. The LED strings work in position light mode. The output is at a 10% duty cycle and 400 Hz with an amplitude of 300 mA.

2.3.1.2 LED Current Design

The TPS92830-Q1 device has three independent constant-current-driving channels. Each channel sets the channel current with an external high-side current-sense resistor, $R_{(SNSx)}$. The channel current is set as $V_{(CS_REG)} / R_{(SNSx)}$. In this design, the current for each LED string is set at 300 mA, so the current-sense resistors can be calculated using Equation 1:

R1 = R4 = R9 =
$$\frac{V_{(CS_REG)}}{I_{(CH)}} = \frac{295}{300} = 0.983 \ \Omega$$
 (1)

where

- V_(CH REG) is the current-sense-resistor regulation voltage (typically 295 mV),
- I_(CH) is the channel current.

Use three 1- Ω resistors for R1, R4 , and R9.

2.3.1.3 PWM Generator Design

As the previous Section 2.3.1.1 describes, the designer must generate a 10% duty cycle and 400-Hz PWM output to implement a functional position light. The PWM generator uses reference current 2 × $I_{(IREF)}$ as the internal charge current, $I_{(PWMCHG)}$. The recommended value of reference resistor R8 in Figure 2 is 8 k Ω . Select an 8.06-k Ω resistor in this design.

Use external resistor R17 and C15 to set the PWM cycle time and duty cycle as required (see Equation 2 and Equation 3).

$$D_{(PL)} = \frac{In \left(\frac{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17} \right)}{In \left(\frac{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17} \right) + In \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right)}{In \left(\frac{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17} \right) + In \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right)}$$

$$(2)$$



R17 and C15 can be derived as follows in Equation 4 and Equation 5.

$$R17 = \frac{V_{(PWMCHG_th_falling)} \cdot \left(\frac{V_{(PWMCHG_th_falling)}}{V_{(PWMCHG_th_rising)}} \right)^{\frac{D_{(PL)}}{1-D_{(PL)}}} - V_{(PWMCHG_th_rising)}}$$

$$I_{(PWMCHG)} \left[\left(\frac{V_{(PWMCHG_th_falling)}}{V_{(PWMCHG_th_rising)}} \right)^{\frac{D_{(PL)}}{1-D_{(PL)}}} - 1 \right]$$

$$C15 = \frac{1 - D_{(PL)}}{R17 \cdot f_{(PL)} \cdot In \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right)}$$

$$(4)$$

where.

- $D_{(PL)} = 0.1$,
- $f_{(PL)} = 400$,
- $V_{(PWMCHG_th_rising)}$ is typically 1.48 V ⁽¹⁾,
- $V_{(PWMCHG_th_falling)}$ is typically 0.8 $V^{(1)}$,
- I_(PWMCHG) is typically 200 μA⁽¹⁾.

Equation 2 shows that the duty cycle is only dependent on R17 and has nothing to do with C15, so the capacitance variation of C15 has no impact on the precision of the duty cycle.

According to the calculation, use R17 = 55.6 k Ω , C15 = 68 nF in the design.

2.3.2 Charge Pump

The TPS92830-Q1 device uses a two-stage charge pump to generate the high-side gate-drive voltage, as Figure 2 shows. The charge pump is a voltage tripler which uses external flying capacitors C7 and C10 and storage capacitor C12. The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. The recommended capacitance for C7, C10, and C12 is 10 nF, 10 nF, and 150 nF.

2.3.3 Parallel MOSFETs Driving

The TPS92830-Q1 device uses external MOSFETs rather than integrated power transistors to dissipate heat, so that high current can be delivered. In this design, the selected MOSFET is the NVD3055-150 in the DPAK package. This particular MOSFET is unable to support 300 mA of current for each channel. This case calls for connecting two MOSFETs in parallel within the same channel to balance the heat dissipation (see Figure 2).

The MOSFET primarily operates in the saturation region as a current-control device; therefore, its current output strongly depends on its threshold. When the MOSFETs are in parallel, a small threshold mismatch can lead to an imbalance of current distribution. TI recommends using a ballast resistor for each MOSFET to balance the current distribution among parallel MOSFETs by introducing negative feedback. In this design, use ballast resistors $R2 = R3 = R6 = R7 = R15 = R16 = 1 \Omega$.

To ensure control loop stability, the drive circuit requires sufficient gate-to-source capacitance ($C_{\rm GS}$) on the MOSFETs. The recommended minimum total gate-to-source capacitance on the MOSFETs is 4 nF. For the NVD3055-150 MOSFET, TI recommends placing additional capacitors across the gate and source terminals because $C_{\rm GS}$ is smaller than 1 nF. Use C2 = C3 = C8 = C9 = C13 = C14 = 4.7 nF.

⁽¹⁾ Data sheet value; refer to the data sheet for a detailed calculation description.




2.3.4 Fault Bus Configuration

The TPS92830-Q1 device provides advanced diagnostics and fault protection methods for this design. The device is able to detect and protect the system from LED output short-to-GND, LED output open-circuit, and device overtemperature scenarios.

The device also supports a FAULT bus for diagnostics output. The designer can configure the FAULT bus as one-fails—all-fail or only-failed-channel-off based on requirements and application conditions. Setting resistor R14 enables and disables the one-fails—all-fail function.

When R14 in Figure 3 is removed, FAULT is floating. During normal operation, an internal pullup current source weakly pulls up the FAULT pin. If any fault scenario occurs, an internal pulldown current source strongly pulls the FAULT pin low. All outputs shut down for protection, which effectively realizes the one-fails—all-fail function. The faulty channel continually retries until the fault condition is removed. The designer can also connect the FAULT bus to an MCU for fault reporting.

If R14 is mounted, FAULT is externally pulled up. The one-fails–all-fail function is disabled and only the faulty channel is turned off. A 16-V Zener diode (D3) is used to prevent the FAULT pin from overvoltage because the recommended maximum operating voltage for the FAULT pin is 20 V.




Copyright © 2017, Texas Instruments Incorporated

Figure 3. FAULT Bus Configuration

2.3.5 DIAGEN, DERATE, and PWM Threshold Setting

Figure 4 shows a schematic of the DIAGEN, DERATE, and PWM threshold setting.



Copyright © 2017, Texas Instruments Incorporated

Figure 4. DIAGEN, DERATE, and PWM Threshold Setting



2.3.5.1 DIAGEN Setting

When the input voltage is not high enough to keep the external N-channel MOSFET in the constant-current saturation region, the TPS92830-Q1 device works in low-dropout mode. In low-dropout mode, the LED open-circuit detection must be disabled through the DIAGEN input; if not, the dropout mode is treated as an LED open-circuit fault.

In this design, the LED open detection is enabled when $V_{IN} > 9$ V. Set the resistor divider R10 and R18 using Equation 6:

$$K_{\text{(RES_DIAGEN)}} = \frac{R18}{R10 + R18} = \frac{V_{\text{IH}(\text{DIAGEN, max})}}{9}$$
(6)

where,

• $V_{IH(DIAGEN, max)}$ is the maximum input logic-high voltage for the DIAGEN pin in the data sheet (1.255 V). Set R10 = 124 k Ω and R18 = 20 k Ω .

2.3.5.2 DERATE Setting

The TPS92830-Q1 device has an integrated output-current derating function. The voltage across the sense resistor is reduced if the DERATE pin voltage ($V_{(DERATE)}$) increases, which also reduces the output current. Figure 5 shows a representation of the output-current derating profile.

The current reduces when V_{IN} rises above the set level due to the connection of the external resistor divider R11 and R19, which is connected from V_{IN} to set the $V_{(DERATE)}$ voltage (see previous Figure 4). Therefore, use the current derating function to limit power dissipation in external MOSFETs and prevent thermal damage at a high input voltage.




Figure 5. Output-Current Derating Profile

In this design, the output current is configured to be reduced when $V_{IN} > 18 \text{ V}$ with the output-current derating feature. The designer can set the resistor divider ratio using Equation 7:

$$K_{(RES_DERATE)} = \frac{R19}{R11 + R19} = \frac{V_{(DERATE_FULL)}}{18}$$
(7)

where,

• V_(DERATE FULL) is the full-range DERATE voltage in the data sheet (1.83 V).

Set R11 = 182 kΩ and R19 = 20 kΩ.



2.3.5.3 PWM Threshold Setting

With the wide range of battery voltages in modern automotive systems, one common requirement among car original equipment manufacturers (OEMs) is to turn off the LEDs when the battery voltage is below the minimal voltage threshold. In this design, the three channels are designed to be enabled when $V_{IN} > 6 \text{ V}$. PWM1 – PWM3 are connected together with a resistor divider R12 and R20. The designer can set the resistor-divider ratio using Equation 8:

$$K_{(RES_PWM)} = \frac{R20}{R12 + R20} = \frac{V_{IH(PWMx, max)}}{6}$$
(8)

where,

• $V_{IH(PWMx, max)}$ is the maximum input logic-high voltage for PWM in the data sheet (1.248 V).

Set R12 = 75 k Ω and R20 = 20 k Ω .

2.3.6 LED Thermal Protection

Thermal is a concern when driving the DRL LEDs at high currents in an automotive environment. Take care at high temperatures so as to not exceed the LED operating temperature requirements. To prevent such an occurrence, the current going through the LEDs must be decreased when the LED temperature exceeds a thermal threshold to cool down the LEDs before they take any damage. Use the analog dimming function of the TPS92830-Q1 device to accomplish this task.

The TPS92830-Q1 device has a linear analog input pin ICTRL with an internal pullup current $I_{(ICTRL_pullup)}$, which is typically 0.985 mA from the data sheet. The voltage across the sense resistor and the output current is linearly reduced if the ICTRL voltage ($V_{(ICTRL)}$) decreases. Figure 6 shows the analog dimming ratio versus the $V_{(ICTRL)}$ voltage.





Figure 6. Analog Dimming Ratio

ICTRL supports off-board thermistor connection. Place an NTC thermistor RT1 near the LED to monitor the temperature of the LED and connect it to the ICTRL pin (see Figure 7). With the resistance of the NTC thermistor decreasing as the temperature rises, $V_{(ICTRL)}$ decreases accordingly. When the temperature exceeds a desired point and $V_{(ICTRL)}$ decreases below the full-range ICTRL voltage, $V_{(ICTRL-FULL)}$, the output current will be reduced, after which it protects the LEDs from overheating and enhances LED reliability.






Copyright © 2017, Texas Instruments Incorporated

Figure 7. LED Board With NTC Thermistor

Selection of the thermistor depends on the required relationship of LED current versus temperature and the relationship between the LED junction temperature and the NTC thermistor temperature for a specific board. These factors are all application-specific, so the designer should select the thermistor based on the real application. Users can also disable the thermal protection feature by leaving the ICTRL pin floating.





www.ti.com

3 Getting Started Hardware

The following steps outline the hardware setup:

- 1. Connect the LED board to the TIDA-01375 board with a five-wire cable assembly, as Figure 8 shows.
- 2. Connect a 12-V DC power supply across terminals PL and GND to enable the position light function.
- 3. Connect a 12-V DC power supply across terminals DRL and GND to enable the DRL function.




Figure 8. TIDA-01375 With LED Daughter Board



Testing and Results www.ti.com

4 Testing and Results

4.1 Operating Waveforms

With the supply voltage applied to the DRL input and position light input, the design operates at a 100% duty cycle and 10% duty cycle, respectively, and achieves two levels of brightness. Table 2 lists the system input currents tested under two different brightness levels. Figure 9 and Figure 10 show the input voltage and input current waveforms for DRL and position light function, respectively.

Table 2. S	System	Input	Current
------------	--------	-------	---------

FUNCTION	BRIGHTNESS	INPUT VOLTAGE	INPUT AVERAGE CURRENT
	100%	9 V	887 mA
DRL		12 V	887 mA
		16 V	888 mA
		9 V	91 mA
Position light		12 V	91 mA
		16 V	91 mA




Figure 9. DRL Function Waveform—CH1: Supply Voltage, CH4: Input Current



www.ti.com Testing and Results




Figure 10. Position Light Function Waveform—CH1: Supply Voltage, CH4: Input Current

4.2 Thermal Results

Figure 11 and Figure 12 show the infrared thermal images of the design when operating as a DRL and position light, respectively. The input voltage is 12 V. The ambient temperature is 25°C.




Figure 11. Thermal Image of DRL Function at 25°C, 12-V Input Voltage




Figure 12. Thermal Image of Position Light Function at 25°C, 12-V Input Voltage

4.3 EMC Test Results

This reference design is compliant with several EMC standards that are important for automotive applications. The design has been tested against the CISPR 25 conducted and radiated emissions standard and ISO11452-4 bulk current injection (BCI) standard at a qualified third-party facility. The following subsections provide the test results.



Testing and Results www.ti.com

4.3.1 Conducted and Radiated Emissions Test

CISPR 25 is the automotive EMI standard that most OEMs reference for requirements. Both conducted and radiated emissions tests for this design were completed against CISPR 25 standards. The test was conducted at a 13.5-V input when operating in DRL function mode.

Table 3 shows the summarized results of both the conducted and radiated portions of the tests across different operating points and test conditions. For the test setup, test equipment, limits, and detailed test results, see the official test report at TIDA-01375.

Table 3. Conducted and Radiated Emissions Test Results Summary

RADIATED EMISSION (ALSE METHOD)-CISPR25: 2008					
FREQUENCY ANTENNA POLARIZATION		MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULTS DESCRIPTION
0.15 - 30	V	9 kHz	PK/QP/AV		Meets requirement
30 - 200	V	120 kHz	PK/QP/AV		Meets requirement
30 - 200	Н	120 kHz	PK/QP/AV		Meets requirement
200 - 1000	V	120 kHz	PK/QP/AV	CISPR25: 2008 Class 5	Meets requirement
200 - 1000	Н	120 kHz	PK/QP/AV	0.0000	Meets requirement
1000 - 2500	V	9/120 kHz	PK/AV		Meets requirement
1000 - 2500	Н	9/120 kHz	PK/AV		Meets requirement
CONDUCTED EMISSION (VOLTAGE MODE)-CISPR25: 2008					
FREQUENCY BAND (MHz)	SUPPLY LINE POLARITY	MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULTS DESCRIPTION
0.15 ≈ 108	Positive	9/120 kHz	PK/QP/AV	CISPR25: 2008	Meets requirement
0.13 ~ 100	Negative	9/120 kHz	PK/QP/AV	Class 5	Meets requirement

4.3.2 BCI Test

The BCI test for this design was conducted against the ISO11452-4 standard and at a 13.5-V input when operating in DRL mode. Table 4 and Table 5 list the test requirement and acceptance criteria of the BCI test. Table 6 summarizes the test results. For the test setup, test equipment, limits, and detailed test results, see the official test report at TIDA-01375.

Table 4. BCI Test Requirement

BULK CURRENT INJECTION-ISO11452-4: 2011						
FREQUENCY (MHz) FREQUENCY STEP SIZE (MHz) DWELL TIME (sec) TEST LEVEL (m/						
1 - 10	1	2	200			
10 - 200	5	2	200			
200 - 400	10	2	200			

Table 5. BCI Test Acceptance Criteria

WORKING MODE	MONITORING PARAMETERS	ACCEPTANCE	TEST LEVEL	STATUS
Mode 1	The brightness of light	No obvious phenomenon	200 mA	Class A



www.ti.com Testing and Results

Table 6. BCI Test Results Summary

FREQUENCY BAND (MHz)	INJECTION MODE	POSITION (mm)	MODULATION	TEST LEVEL	TEST RESULTS DESCRIPTION
	CBCI	150	CW	- 200 mA	No obvious phenomenon
			AM		No obvious phenomenon
1 - 400		450	CW		No obvious phenomenon
1 - 400			AM		No obvious phenomenon
		750	CW		No obvious phenomenon
			AM		No obvious phenomenon



Design Files www.ti.com

5 Design Files

5.1 Schematics

To download the schematics, see the design files at TIDA-01375.

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01375.

5.3 PCB Layout Recommendations

This design relies on external MOSFETs to dissipate heat. The thermal performance of the design is highly dependent on the cooling conditions of the MOSFETs and LEDs. A good printed-circuit board (PCB) design can optimize heat transfer, which is essential for long-term reliability. Consider the following PCB layout recommendations:

- Increase copper thickness or use metal-based boards if possible. Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. Place thermal vias on the thermal dissipation area to further improve the thermal dissipation capability.
- The current path starts from IN through the sense-resistors, MOSFETs, and LEDs to GND. Wide traces are helpful to reduce parasitic resistance along the current path.
- Place capacitors, especially charge pump capacitors, close to the device to make the current path as short as possible.

5.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01375.

5.4 Altium Project

To download the Altium project files, see the design files at TIDA-01375.

5.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01375.

5.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01375.

6 Related Documentation

- CISPR 25, Edition 3.0, 2008-03, Vehicles, Boats and Internal Combustion Engines Radio Disturbance Characteristics – Limits and Methods of Measurement for the Protection of On-Board Receivers
- 2. ISO11452-4, Edition 4, 2011-12, Road vehicles Component test methods for electrical disturbances from narrowband radiated electromagnetic energy Part 4: Harness excitation methods
- 3. Texas Instruments, TPS92830-Q1 3-Channel High-Current Linear LED Controller

6.1 Trademarks

All trademarks are the property of their respective owners.

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated