

8 GHz to 16 GHz frequency range

8 GHz to 16 GHz, 4-Channel, X Band and **Ku Band Beamformer**

ADAR1000 Data Sheet

FEATURES

Half-duplex for transmit and receive modes Single-pin transmit and receive control 360° phase adjustment range 2.8° phase resolution ≥31 dB gain adjustment range ≤0.5 dB gain resolution Bias and control for external transmit and receive modules Memory for 121 prestored beam positions Four -20 dBm to +10 dBm power detectors Integrated temperature sensor Integrated 8-bit ADC for power detectors and temperature sensor **Programmable bias modes** 4-wire SPI interface

APPLICATIONS

Phased array radar Satellite communications systems


GENERAL DESCRIPTION

The ADAR1000 is a 4-channel, X and Ku frequency band, beamforming core chip for phased arrays. This device operates in half-duplex between receive and transmit modes. In receive mode, input signals pass through four receive channels and are combined in a common RF_IO pin. In transmit mode, the RF_IO input signal is split and passes through the four transmit channels. In both modes, the ADAR1000 provides a ≥31 dB gain adjustment range and a full 360° phase adjustment range in the radio frequency (RF) path, with better than 6-bit resolution (less than ≤ 0.5 dB and 2.8° , respectively).

Control of all the on-chip registers is through a simple 4-wire serial port interface (SPI). In addition, two address pins allow SPI control of up to four devices on the same serial lines. Additionally, dedicated transmit and receive load pins provide synchronization of all core chips in the same array, and a single pin controls fast switching between the transmit and receive modes.

The ADAR1000 is available in a compact, 88-terminal, 7 mm × 7 mm, LGA package and is specified from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	l
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Specifications	6
Absolute Maximum Ratings	8
Thermal Resistance	8
ESD Caution	8
Pin Configuration and Function Descriptions	9
Typical Performance Characteristics	11
Theory of Operation	23
RF Path	23
Phase and Gain Control	23
Power Detectors	24
External Amplifier Bias DACs	24
External Switch Control	24

Transmit and Receive Control	25
RF Subcircuit Bias Control and Enables	25
ADC Operation	25
Memory Access	26
Calibration	26
Applications Information	31
Gain Control Registers	31
Switched Attenuator Control	31
Transmit and Receive Subcircuit Control	32
Transmit and Receive Switch Driver Control	32
PA Bias Output Control	33
LNA Bias Output Control	33
SPI Programming Example	34
Register Map	35
Register Descriptions	37
Outline Dimensions	58
Ordering Guide	58

REVISION HISTORY

6/2018—Revision 0: Initial Version

SPECIFICATIONS

AVDD1 = -5 V, AVDD3 = +3.3 V, $T_A = 25^{\circ}\text{C}$, and the device is programmed to the maximum channel gain and the nominal bias conditions, unless otherwise noted. Nominal bias register settings: Register 0x034 = 0x08, Register 0x035 = 0x55, Register 0x036 = 0x2D, and Register 0x37 = 0x06. Low power bias register settings: Register 0x034 = 0x05, Register 0x035 = 0x1A, Register 0x036 = 0x2A, and Register 0x37 = 0x03.

Table 1.

Parameter	Test Conditions/Comments	Min Typ	Max	Unit
OPERATING CONDITIONS				
RF Range		8	16	GHz
Operating Temperature		-40	+85	°C
TRANSMIT SECTION	RF_IO, TX1, TX2, TX3, and TX4 pins			
Maximum Gain				
9.5 GHz		21		dB
11.5 GHz		19		dB
14 GHz		16		dB
Gain Flatness vs. Frequency	Across any 1 GHz bandwidth			dB
,	From 9 GHz to 14 GHz	±1.0		dB
	From 8 GHz to 15 GHz	±1.7		dB
Gain Variation vs. Temperature	11.5 GHz	±2.5		dB
Output 1 dB Compression (P1dB)	Maximum gain setting			45
Nominal Bias Setting	- Maximum gain setting			
9.5 GHz		10		dBm
11.5 GHz		10		dBm
11.5 GHz 14 GHz		10		dBm
		10		UDIII
Low Bias Setting				ID
9.5 GHz		6		dBm
11.5 GHz		8		dBm
14 GHz		7		dBm
Saturated Power (P _{SAT})	Maximum gain setting			
Nominal Bias Setting				
9.5 GHz		14		dBm
11.5 GHz		14		dBm
14 GHz		13		dBm
Low Bias Setting				
9.5 GHz		14		dBm
11.5 GHz		14		dBm
14 GHz		13		dBm
Gain Resolution		≤0.5		dB
RMS Gain Error	Over phase settings and frequencies	0.2		dB
Phase Adjustment Range		360		Degrees
Phase Resolution		2.8		Degrees
RMS Phase Error	Over phase settings and frequencies	2		Degrees
Noise Figure	Maximum gain setting			
Nominal Bias Setting				
9.5 GHz		22		dB
11.5 GHz		23		dB
14 GHz		25		dB
Low Bias Setting		25		ub
9.5 GHz		22		dB
11.5 GHz		23		dB
14 GHz		25		dB
Channel to Channel Isolation ¹		-40		dB
Transmit Output to RF_IO	Maximum gain setting, 9.5 GHz	-60		dB

Parameter	Test Conditions/Comments	Min Typ	Max	Unit
Output Return Loss	TX1, TX2, TX3, or TX4 pin	-10		dB
Input Return Loss	RF_IO pin	-12		dB
Output Third-Order Intercept (IP3)	Maximum gain setting, 1 MHz carrier spacing			
Nominal Bias Setting				
9.5 GHz		20		dBm
11.5 GHz		21		dBm
14 GHz		22		dBm
Low Bias Setting				
9.5 GHz		15		dBm
11.5 GHz		16		dBm
14 GHz		16		dBm
RECEIVE SECTION				
Maximum Measured Gain ²				
9.5 GHz	Nominal bias setting	10		dB
11.5 GHz	Normal Blas setting	9		dB
14 GHz		7		dB
Maximum Channel Gain ³		,		UD UD
9.5 GHz	Nominal bias setting	16		dB
9.5 GHz 11.5 GHz	Nominal bias setting	15		dB
11.3 GHz 14 GHz		13		dB
Gain Flatness	Across any 1 GHz bandwidth	13		UB
Gaill Flattless	From 9 GHz to 14 GHz	±1.0		dB
	From 8 GHz to 15 GHz	±1.0 ±1.7		dВ
Cain Variation vs. Tamparatura				dВ
Gain Variation vs. Temperature	11.5 GHz	±3		UB UB
Input P1dB				
Nominal Bias Setting				
9.5 GHz		-16		dBm
11.5 GHz		-16		dBm
14 GHz		-15		dBm
Low Bias Setting				
9.5 GHz		-13		dBm
11.5 GHz		-12		dBm
14 GHz		-10		dBm
Input IP3	Maximum gain setting, carrier spacing 1 MHz			
Nominal Bias Setting				
9.5 GHz		- 7		dBm
11.5 GHz		-7		dBm
14 GHz		-6		dBm
Low Bias Setting				
9.5 GHz		-7		dBm
11.5 GHz		-6		dBm
14 GHz		-5		dBm
Gain Adjustment Range	VGA and step attenuator	≥31		dB
Gain Resolution		≤0.5		dB
RMS Gain Error		0.2		dB
Phase Adjustment Range		360		Degrees
Phase Resolution		2.8		Degrees
RMS Phase Error		2		Degrees

Parameter	Test Conditions/Comments	Min Typ Max	Unit
Noise Figure	Maximum gain setting		
Nominal Bias Setting			
9.5 GHz		8	dB
11.5 GHz		8	dB
14 GHz		9	dB
Low Bias Setting			
9.5 GHz		9	dB
11.5 GHz		10	dB
14 GHz		11	dB
Channel to Channel Isolation⁴		40	dB
RF_IO to Receive Isolation		60	dB
Input Return Loss		-10	dB
Output Return Loss	RF_IO pin	-10	dB
	κr_ιο μιι	-12	ив
TEMPERATURE SENSOR		40	°C
Range		-40 +85	
Slope		0.8	LSB/°C
Nominal Analog-to-Digital Converter	Power-on reset (POR) mode (transmit	145	Decimal
(ADC) Output	and receive not enabled), $T_A = 25^{\circ}C$		Dita
Resolution	TV LOAD DV LOAD LTD :	8	Bits
TRANSMIT AND RECEIVE SWITCHING	TX_LOAD, RX_LOAD, and TR pins	100	
Transmit and Receive Switching Time	From TR at 50% to RF at 90%	180	ns
Phase and Gain Switching Time	From TX_LOAD or RX_LOAD at 50% to RF at 90%	180	ns
POWER DETECTOR	DET1, DET2, DET3, and DET4 pins		
RF Input Power Range	11.5 GHz	-20 +10	dBm
Input Return Loss		-10	dB
Nominal ADC Output Code	Input power $(P_{IN}) = 0$ dBm, 11.5 GHz	60	Decimal
Resolution		8	Bits
POWER AMPLIFIER (PA) DIGITAL-TO-ANALOG CONVERTER (DAC)	PA_BIAS1, PA_BIAS2, PA_BIAS3, and PA_BIAS4 pins		
Resolution		8	Bits
Voltage Range		-4.8 to 0	V
Source and Sink Current		−10 to	mA
		+10	
Off to On Switching Time	From TR or CSB at 50% to V _{OUT} at 90%, V _{OUT} from -1 V to -2 V, 1 nF C _{LOAD}	60	ns
On to Off Switching Time	From TR or CSB at 50% to V _{OUT} at 10%, V _{OUT} from -1 V to -2 V, 1 nF C _{LOAD}	60	ns
LOW NOISE AMPLIFIER (LNA) DAC	LNA_BIAS pin		
Resolution		8	Bits
Voltage Range		-4.8 to 0	V
Source and Sink Current		−10 to	mA
		+10	
Off to On Switching Time	From TR or CSB at 50% to V _{OUT} at 90%, V _{OUT} from -2 V to -1 V, 1 nF C _{LOAD}	60	ns
On to Off Switching Time	From TR or CSB at 50% to V _{OUT} at 10%, V _{OUT} from -1 V to -2 V, 1 nF C _{LOAD}	60	ns
TRANSMIT AND RECEIVE MODULE CONTROL	TR_SW_POS, TR_SW_NEG, TR_POL pins		
Voltage Range	TR_SW_NEG, TR_POL	-4.8 to 0	V
	TR_SW_POS	0 to 3.2	V
Off to On Switching Time	From TR or CSB at 50% to V _{OUT} at 90%	15	ns
On to Off Switching Time	From TR or CSB at 50% to Vout at 10%	15	ns

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
LOGIC INPUTS	TR, RX_LOAD, TX_LOAD, CSB, SCLK, and SDIO pins				
Input High Voltage, V _{IH}		1.0			V
Input Low Voltage, V _{IL}				0.3	V
High and Low Input Currents, IINH, IINL			±1		μΑ
Input Capacitance, C _{IN}			1		pF
LOGIC OUTPUTS	SDO and SDIO pins				
Output High Voltage, V _{OH}	Output high current $(I_{OH}) = -10 \text{ mA}$	1.4			V
Output Low Voltage, Vol	Output low current $(I_{OL}) = 10 \text{ mA}$			0.4	V
POWER SUPPLIES					
AVDD1		-5.25	-5	-4.75	V
AVDD3		3.1	3.3	3.5	V
lavdd1	Quiescent (reset state)		-4		mA
lavdd1	PA bias outputs fully loaded		-50		mA
l _{AVDD3}					
Reset Mode (Standby)			23		mA
Transmit Mode	Four channels enabled, nominal bias		350		mA
	Four channels enabled, low bias setting		240		mA
Receive Mode	Four channels enabled, nominal bias		260		mA
	Four channels enabled, low bias setting		160		mA

¹ From one transmit channel port to another, both channels must be set to the maximum gain.

TIMING SPECIFICATIONS

AVDD1 = -5 V, AVDD3 = +3.3 V, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

Table 2. SPI Timing

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Maximum Clock Rate (t _{SCLK})		25		MHz	
Minimum Pulse Width High (t _{PWH})		10		ns	
Minimum Pulse Width Low (t _{PWL})		10		ns	
Setup Time, SDIO to SCLK (t _{DS})		5		ns	
Hold Time, SDIO to SCLK (tDH)		5		ns	
Data Valid, SDO to SCLK (t _{DV})		5		ns	
Setup Time, CSB to SCLK (t _{DCS})		10		ns	
SDIO, SDO Rise Time (t _R)		20		ns	Outputs loaded with 80 pF, 10% to 90%
SDIO, SDO Fall Time (t _F)		20		ns	Outputs loaded with 80 pF, 10% to 90%

Timing Diagrams




Figure 2. Serial Port Interface Register Timing (MSB First)

 $^{^2}$ Measured gain is the ratio of the output power at RF_IO to the input power applied to any single receive port, with the other three receive ports terminated in 50 Ω .

³ Channel gain is the ratio of the output power at RF_IO to the input power applied to any single receive port, with the other three receive ports driven and phased for coherent combining, excluding the 6 dB combining gain. The channel gain is approximately 6 dB higher than the measured gain.

⁴ From one receive channel port to another, both channels must be set to the maximum gain.




Figure 4. Timing Diagram for Serial Port Interface Register Read

SPI Block Write Mode

Data can be written to the SPI registers in a block write mode, where the register address automatically increments, and data for consecutive registers can be written without sending new address bits. Data writing can be continued indefinitely until CSB is raised again, ending the write process.




Figure 5. Timing Diagram for Block Write Mode

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
AVDD1 to GND	−5.5 V
AVDD3 to GND	3.6 V
Digital Input/Output Voltage to GND	2.0 V
Maximum RF Input Power	20 dBm
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Junction Temperature (T _J)	135°C
Electrostatic Discharge (ESD)	
Charged Device Model (CDM)	±500 V
Human Body Model (HBM)	±2500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the junction to the ambient with the exposed pad soldered down, and θ_{JC} is the junction to the exposed pad.

Table 4. Thermal Resistance

Package Type	θја	Ө зс	Unit
CC-88-1 ¹	18.7	10.1	°C/W


¹ Simulated based on PCB specified in JESD-51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. EXPOSED PAD. CONNECT THE EXPOSED PAD AND ALL GND CONNECTIONS TO A LOW IMPEDANCE GROUND PLANE ON THE PCB.

Figure 6. Pin Configuration (Top View)

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	DET3	Channel 3 Power Detector Input. DET3 is internally ac-coupled and enabled by Register 0x030, Bit 1. The nominal operating input power range is –20 dBm to +10 dBm.
A2, A6, A8, A12, A13, B1, B2, B6 to B10, B12, B13, C2, C12, D1, D2, D12, D13, E2, E12, F1, F2, F12, F13, G2, G12, H1, H2, H12, H13, J2, J12, K1, K2, K12, K13, L2, L12, M1, M2, M7, M12, M13, N1, N7, N8, N12	GND	RF Ground. Tie all ground pins together to a low impedance plane on the circuit board.
A3	TR_SW_NEG	Gate Control Output for External Transmit and Receive Switch (0 V or −5 V).
A4	PA_BIAS4	Gate Bias Output for Channel 4 External PA. Output ranges from 0 to –4.8 V, controlled by a combination of the PA_ON pin, Register 0x02C (CH4_PA_BIAS_ON value), and Register 0x049 (CH4_PA_BIAS_OFF value). Output is set to the CH4_PA_BIAS_OFF value if the PA_ON pin is at logic low.
A5	PA_BIAS3	Gate Bias Output for Channel 3 External PA. Output ranges from 0 to -4.8 V, controlled by a combination of PA_ON pin, Register 0x02B (CH3_PA_BIAS_ON value), and Register 0x048 (CH3_PA_BIAS_OFF value). Output is set to the CH3_PA_BIAS_OFF value if the PA_ON pin is at logic low.
A7	RF_IO	Common RF Pin for Input in Transmit Mode and Output in Receive Mode.
A9	PA_BIAS2	Gate Bias Output for Channel 2 External PA. Output ranges from 0 to -4.8 V, controlled by a combination of PA_ON pin, Register 0x02A (CH2_PA_BIAS_ON value), and Register 0x047 (CH2_PA_BIAS_OFF value). Output is set to the CH2_PA_BIAS_OFF value if the PA_ON pin is at logic low.
A10	PA_BIAS1	Gate Bias Output for Channel 1 External PA. Output ranges from 0 to -4.8 V, controlled by a combination of PA_ON pin, Register 0x029 (CH1_PA_BIAS_ON value), and Register 0x046 (CH1_PA_BIAS_OFF value). Output is set to the CH1_PA_BIAS_OFF value if the PA_ON pin is at logic low.
A11	LNA_BIAS	Gate Bias Output for External LNA. Output ranges from 0 to -4.8 V, controlled by a combination of Register 0x030 (Bit 4, LNA_BIAS_OUT_EN), Register 0x02D (LNA_BIAS_ON value), and Register 0x04A (LNA_BIAS_OFF value). Output floats if Register 0x030, Bit 4 is at logic low.
B3	PA_ON	PA Enable Input. Set this pin to logic high for PA bias voltages to assume the values set by the EXT_PAx_BIAS_ON and EXT_PAx_BIAS_OFF registers (x = 1 to 4). All PA_BIASx outputs take on the corresponding CHx_PA_BIAS_OFF value if the PA_ON pin is at logic low. This pin is internally pulled up to AVDD3 with a 100 k Ω resistor.
B4	TR_POL	Gate Control Output for External Polarization Switch (0 V or −5 V).
B5	TR_SW_POS	Gate Control Positive Output for External Transmit and Receive Switch (0 V or 3.3 V).

Pin No.	Mnemonic	Description
B11	AVDD1	-5 V Power Supply. AVDD1 provides the negative currents for sinking the PA_BIASx and
		LNA_BIAS outputs.
C1	TX3	Channel 3 Output in Transmit Mode.
C13	RX2	Channel 2 Input in Receive Mode.
E1	RX3	Channel 3 Input in Receive Mode.
E13	TX2	Channel 2 Output in Transmit Mode.
G1	DET4	Channel 4 Power Detector Input. DET4 is internally ac-coupled and enabled by Register 0x030, Bit 0. The nominal operating input power range is –20 dBm to +10 dBm.
G13	DET2	Channel 2 Power Detector Input. DET2 is internally ac-coupled and enabled by Register 0x030, Bit 2. The nominal operating input power range is –20 dBm to +10 dBm.
J1	TX4	Channel 4 Output in Transmit Mode.
J13	RX1	Channel 1 Input in Receive Mode.
L1	RX4	Channel 4 Input in Receive Mode.
L13	TX1	Channel 1 Output in Transmit Mode.
M3	CSB	SPI Chip Select Input (1.8 V CMOS Logic). Serial communication is enabled when CSB goes low. When CSB goes high, serial data is loaded into the register corresponding to the address in the instruction cycle (see Figure 2) in write mode.
M4	SDO	SPI Serial Data Output (1.8 V CMOS logic).
M5	SDIO	SPI Serial Data Input and Output (1.8 V CMOSLogic).
M6	SCLK	SPI Serial Clock Input (1.8 V CMOS Logic). In write mode, data is sampled on the rising edge of SCLK. During a read cycle, output data changes at the falling edge of SCLK.
M8	CREG1	Decoupling pin for 1.8 V Low Dropout Regulator (LDO) Reference. Connect a 1 μ F capacitor through a low impedance path from this pin to a ground plane.
M9	CREG2	Decoupling Pin for 2.8 V LDO Output. Connect a 1 μ F capacitor through a low impedance path from this pin to a ground plane.
M10, M11, N11	AVDD3	3.3 V Voltage Power Supply Inputs.
N2	RX_LOAD	Load Receive Registers Input (1.8 V CMOS Logic). A rising edge causes contents in the receive channel holding registers to transfer to the working registers.
N3	TX_LOAD	Load Transmit Registers Input (1.8 V CMOS Logic). A rising edge causes contents in the transmit channel holding registers to transfer to the working registers.
N4	ADDR0	Chip Select Address 0 Input (1.8 V CMOS Logic). ADDR1 and ADDR0 together select one of four core chips to accept the serial instructions and data.
N5	ADDR1	Chip select Address 1 Input (1.8 V CMOS Logic). ADDR1 and ADDR0 together select one of four core chips to accept the serial instructions and data.
N6	TR	Transmit and Receive Mode Select Input (1.8 V CMOS Logic).
N9	CREG4	Decoupling Pin for 1.8 V LDO Output. Connect a 1 μ F capacitor through a low impedance path from this pin to a ground plane.
N10	CREG3	Decoupling Pin for 2.8 V LDO Reference. Connect a 1 μ F capacitor through a low impedance path from this pin to a ground plane.
N13	DET1	Channel 1 Power Detector Input. DET1 is internally ac-coupled and enabled by Register 0x030, Bit 3. The nominal operating input power range is –20 dBm to +10 dBm.
	EPAD	Exposed Pad. Connect the exposed pad and all GND connections to a low impedance ground plane on the PCB.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Single Receive Channel Measured Gain vs. Frequency for Various Gain Settings from 0 to 127




Figure 8. Receive Channel Normalized Gain vs. Frequency for Various AVDD3 Voltages and Temperatures




Figure 9. Receive Channel Measured Gain vs. Frequency for Various Bias Settings and Temperatures




Figure 10. Single Receive Channel Normalized Gain vs. Frequency and Step Attenuator Settings




Figure 11. Receive Channel Measured Gain vs. Phase Setting for Various Frequencies




Figure 12. Receive Channel Measured Gain and Return Loss at Maximum Gain vs. Frequency




Figure 13. Receive Channel Phase Shift vs. Phase Setting for Various Temperatures




Figure 14. Receive Channel RMS Phase Error vs. Frequency




Figure 15. Receive Channel Phase Shift vs. Frequency for Step Attenuator in Attenuation Mode, Normalized to Bypass Mode




Figure 16. Receive Channel Normalized Phase Shift vs. Normalized Gain for Various Frequency Settings




Figure 17. Receive Channel Phase Error vs. Phase Setting for Various Frequencies




Figure 18. Receive Channel to Channel Phase Difference vs. Frequency




Figure 19. Receive Channel Input P1dB vs. Frequency for Various Bias Settings and Temperatures




Figure 20. Receive Channel Input P1dB vs. Frequency for Various Gain Settings




Figure 21. Receive Channel Input IP3 vs. Frequency for Various Bias Settings and Temperatures




Figure 22. Receive Channel Noise Figure vs. Frequency for Various Gain Settings




Figure 23. Receive Channel Noise Figure vs. Frequency for Various Bias Settings and Temperatures




Figure 24. Receive Channel Input IP3 vs. Frequency for Various Gain Settings




Figure 25. Single Transmit Channel Gain vs. Frequency for Various Gain Settings from 0 to 127




Figure 26. Transmit Channel Normalized Gain vs. Frequency for Various AVDD3 Voltages and Temperatures




Figure 27. Single Transmit Channel Gain vs. Frequency for Various Bias Settings and Temperature




Figure 28. Transmit Channel Normalized Gain vs. Frequency and Step Attenuator Settings




Figure 29. Single Channel Transmit Gain vs. Phase Setting for Various Frequencies




Figure 30. Transmit Channel Gain and Return Loss at Maximum Gain vs. Frequency




Figure 31. Transmit Channel Phase Shift vs. Phase Setting for Various Temperatures




Figure 32. Transmit Channel Phase Error vs. Frequency




Figure 33. Transmit Channel Phase Shift vs. Frequency for Step Attenuator in Attenuation Mode, Normalized to Bypass Mode




Figure 34. Transmit Channel Normalized Phase Shift vs. Normalized Gain for Various Frequencies




Figure 35. Transmit Channel Phase Error vs. Phase Setting for Various Frequencies




Figure 36. Transmit Channel to Channel Phase Difference vs. Frequency




Figure 37. Transmit Channel Output P1dB vs. Frequency for Various Bias Settings and Temperatures




Figure 38. Transmit Channel Output P1dB vs. Frequency for Various Gain




Figure 39. Transmit Channel Output IP3 vs. Frequency for Various Bias Settings and Temperatures




Figure 40. Transmit Channel Noise Figure vs. Frequency for Various Gain Settings




Figure 41. Transmit Channel Noise Figure vs. Frequency for Various Bias Settings and Temperatures




Figure 42. Transmit Channel Output IP3 vs. Frequency for Various Gain Settings




Figure 43. Receive Channel Gain Variation vs. Phase Setting at Various Gain Settings, 9.5 GHz




Figure 44. Receive Channel Gain Variation vs. Phase Setting at Various Gain Settings, 11.5 GHz




Figure 45. Receive Channel Gain Variation vs. Phase Setting at Various Gain Settings, 14 GHz




Figure 46. Receive Channel Phase vs. Variation Gain Setting, 9.5 GHz




Figure 47. Receive Channel Phase Variation vs. Gain Setting, 11.5 GHz




Figure 48. Receive Channel Phase Variation vs. Gain Setting, 14 GHz




Figure 49. Transmit Channel Gain Variation vs. Phase Setting at Various Gain Settings, 9.5 GHz




Figure 50. Transmit Channel Gain Variation vs. Phase Setting at Various Gain Settings, 11.5 GHz




Figure 51. Transmit Channel Gain Variation vs. Phase Setting at Various Gain Settings, 14 GHz




Figure 52. Transmit Channel Phase Variation vs. Gain Setting, 9.5~GHz




Figure 53. Transmit Channel Phase Variation vs. Gain Setting, 11.5 GHz




Figure 54. Transmit Channel Phase Variation vs. Gain Setting, 14 GHz




Figure 55. AVDD3 and AVDD1 Supply Current vs. Temperature, Four Transmit Channels Enabled, Normal Bias Mode and Low Bias Mode




Figure 56. AVDD3 and AVDD1 Supply Current vs. Temperature, Four Receive Channels Enabled, Normal Bias Mode and Low Bias Mode




Figure 57. Receive to Transmit Switching Response to TR Rising Edge




Figure 58. Transmit to Receive Switching Response to TR Falling Edge




Figure 59. TR_SW_POS and TR_SW_NEG Response to TR Rising Edge




Figure 60. TR_SW_POS and TR_SW_NEG Response to TR Falling Edge




Figure 61. Gain Settling Response to TX_LOAD




Figure 62. Phase Settling Response (as TX1 Vector Modulator I-Channel Output) to TX_LOAD




Figure 63. Beam Position Advance vs. TX_LOAD




Figure 64. Beam Position Advance vs. RX_LOAD with Transmit and Receive Switching




Figure 65. Transmit to Receive Channel Isolation vs. Frequency




Figure 66. Transmit Channel 1 to DET1 Input Isolation vs. Frequency




Figure 67. RX1 to RX2 Channel Isolation vs. Frequency




Figure 68. RX3 to RX4 Channel Isolation vs. Frequency




Figure 69. TX1 to TX2 Channel Isolation vs. Frequency




Figure 70. TX3 to TX4 Channel Isolation vs. Frequency




Figure 71. RX1 to DET2 Input Isolation vs. Frequency




Figure 72. RF Detector Output Code vs. Input Power and Temperature, 11.5 GHz




Figure 73. RF Detector Input Return Loss vs. Frequency




Figure 74. Temperature Sensor ADC Output Code vs. Ambient Temperature

THEORY OF OPERATION REPATH

The ADAR1000 contains four identical transmit and receive channels for time division duplex (TDD) operation. As shown in Figure 75, each receive channel includes an LNA followed by a phase shifter and a variable gain amplifier (VGA), and each transmit channel includes a VGA followed by a phase shifter and a driver amplifier. A control switch selects between the transmit and receive paths, and a step attenuator stage of 0 dB or 15 dB is included in the common path and shared between the transmit and receive modes before connecting to the passive 4:1 combining and splitting network. The primary function of the chip is to accurately set the relative phase and gain of each channel so that the signals add coherently in the desired direction. The individual element gain control compensates for temperature and process effects, as well as provides tapering for the beam to achieve low side lobe levels.




Figure 75. Transmit and Receive Channel Functional Diagram




Figure 76. Transmit Channel Output Interface Schematic




Figure 77. Receive Channel Input Interface Schematic

As shown in Figure 76 and Figure 77, the receive input and transmit output of each channel is connected to a balun, which converts the single-ended signal to the differential signal required for the active RF circuit blocks. The balun networks also match the input and outputs to 50 Ω over the operating bandwidth. Figure 78 shows the interface schematic for the common RF_IO port, which is single-ended, matched to 50 Ω over the operating bandwidth, and connected to dc ground through a shunt matching inductor.




Figure 78. Common RF_IO Interface Schematic

PHASE AND GAIN CONTROL

Phase control is implemented using the active vector modulator architecture shown in Figure 79. The incoming signal is split into equal amplitude, quadrature (I and Q) signals that are amplified independently by two identical biphase VGAs and summed at the output to generate the required phase shift. Six bits control each VGA, five bits for amplitude control and one bit for polarity control, for a total of 12 bits per phase shifter. The vector modulator output voltage amplitude (V_{OUT}) and phase shift (Φ) are given by the following equations:

$$V_{OUT} = \sqrt{V_I^2 + V_Q^2}$$

$$\Phi = \arctan(V_Q/V_I)$$

where:

 V_I is output voltage of the I channel VGA. V_Q is the output voltage of the Q channel VGA.

Note that when evaluating the arctangent function, the proper phase quadrant must be selected. The signs of V_Q and V_I determine the phase quadrant, according to the following:

- If V_Q and V_I are both positive, the phase shift is between 0° and 90°.
- If V_Q is positive and V_I is negative, the phase shift is between 90° and 180°.
- If V_Q and V_I are both negative, the phase shift is between 180° and 270°.
- If V_Q is negative and V_I is positive, the phase shift is between 270° and 360°.

In general, select the V_Q and V_I values to give the desired phase shift while minimizing the variation in V_{OUT} (gain), although allowing some amplitude variation can result in finer phase step resolution and/or lower phase errors.




Figure 79. Active Vector Modulator Phase Shifter Block Diagram

POWER DETECTORS

Four power detectors (one per channel) are provided to sample peak power coupled from the outputs of off chip power amplifiers for power monitoring. The on-chip ADC selects from the four detectors and converts the output to an 8-bit digital word that is read back over the SPI. Figure 80 shows a simplified power detector schematic. Each detector input (DET in Figure 80) is ac-coupled to a diode-based detector, and then amplified and routed to the ADC. A reference diode (not shown) provides temperature compensation to minimize variation in the output voltage vs. the input power response over the operating temperature range. The detector inputs are matched on chip to 50 Ω . Register 0x030 contains an enable bit (CHx_DET_EN) for each detector so that the detectors can be powered down when not in use.




Figure 80. Simplified Power Detector Schematic

EXTERNAL AMPLIFIER BIAS DACs

Five on-chip digital-to-analog converters (DACs) are provided for off chip biasing of gallium arsenide (GaAs) or gallium nitride (GaN) PAs. One DAC is intended for each of the four off chip PAs, and the fifth DAC is shared between the four off chip LNAs. Figure 81 shows a simplified schematic for the bias DACs. An 8-bit word from the SPI sets the DAC output, which is amplified and translated to a 0 V to –4.8 V range intended for the gate bias of GaAs or GaN PAs. A push-pull output stage allows sourcing or sinking of up to 10 mA for PAs that may draw significant gate current when pushed deep into compression. The LNA bias DAC also includes a disable mode with a high output impedance, which provides flexibility for self-biased LNAs that also have an external gate voltage adjustment capability. The LNA_BIAS_OUT_EN bit (Bit 4, Register 0x030) provides this control.




Figure 81. Simplified PA/LNA Bias DAC Schematic

Two SPI registers are associated with each bias DAC, an on register (Register 0x029 through Register 0x02D) for setting the bias voltage for the amplifier when active, and an off register (Register 0x046 through Register 0x04A) for setting the appropriate voltage for turning the amplifier bias off. The BIAS_CTRL bit (Bit 6, Register 0x030) determines whether the DAC outputs must be changed by loading the new settings over the SPI each time, whether the outputs switch between the on and off registers with the TX_EN or RX_EN signals (SPI transmit and receive mode), or with the state of the external transmit and receive pin. All 0s correspond to a 0 V output, and all 1s correspond to a -4.8 V output.

EXTERNAL SWITCH CONTROL

The chip provides two driver outputs for external GaAs switch control: one (TR_SW_NEG) for an external transmit and receive switch, and the other (TR_POL) for a polarization switch. Figure 82 shows a simplified schematic of the TR_SW_NEG and TR_POL switch driver. The driver outputs switch between 0 V and AVDD1 (nominally -5 V). A push-pull output stage allows sourcing or sinking of up to 1 mA. The external transmit and receive switch driver outputs change state along with the on-chip transmit and receive switches via the transmit and receive control signal (either through the SPI or the TR pin). Register 0x031 (SW_CTRL) contains all of the control bits required for both switch drivers. The polarity of the transmit and receive switch driver output with respect to the transmit and receive control signal is set via the SW_DRV_ TR STATE bit (Bit 7, Register 0x031) to provide flexibility for different GaAs switches. The external polarization switch changes with the state of the POL bit (Bit 0, Register 0x031). Write a high to the SW_DRV_EN_TR and SW_DRV_EN_POL bits (Bits[4:3], Register 0x031) to enable the switch drivers.




Figure 82. TR_SW_NEG and TR_POL Switch Driver




Figure 83 TR_SW_POS Switch Driver

TRANSMIT AND RECEIVE CONTROL

Properly transitioning from transmit mode to receive mode and vice versa is key to the operation of a TDD or radar phased array system. The ADAR1000 performs this functionality based on a transmit and receive control signal input to the chip. Mode transition can be accomplished through either a SPI register write or via the digital transmit and receive input pin of the chip. When using the SPI, all of the controls required to change the transmit and receive state are contained in Register 0x031, so that the transition is made using a single register write. First, the TR_SOURCE bit (Bit 2, Register 0x031) determines whether the SPI (low) or the TR pin (high) is used for transmit and receive control. When the SPI is used, the TR_SPI bit (Bit 1, Register 0x031) determines receive (low) or transmit (high) mode. The TX_EN or RX_EN bits (Bits[6:5], Register 0x031) must also be active to turn on the receive or transmit subcircuits for the applicable mode, as well as to turn on or off the gate bias for the external PAs and LNAs if the BIAS_CTRL bit (Bit 6, Register 0x030) is high. Register 0x031 also controls the external switch drivers, as previously described.

When the TR_SOURCE bit (Bit 2, Register 0x031) is high, the transmit and receive pin controls all operation necessary to switch from receive to transmit and vice versa. This operation includes setting the on-chip and off chip transmit and receive switches, enabling the receive or transmit subcircuits, as well as turning on and off the gate bias for the external PAs and LNAs if the BIAS_CTRL bit (Bit 6, Register 0x030) is high.

RF SUBCIRCUIT BIAS CONTROL AND ENABLES

Use Register 0x034 through Register 0x037 to adjust the bias current setting of each of the active RF subcircuits to trade RF performance for lower dc power. Table 6 provides the recommended settings for the nominal and low operating power modes. The nominal power mode provides the highest

Table 6. SPI Settings for Different Power Modes

performance. When reducing dc power for power sensitive applications, this power reduction is at the expense of lower gain, higher noise figure, and lower linearity.

The RF subcircuits are powered down when not in use. When using the SPI for transmit and receive control, RF subcircuits and/or channels can be individually enabled via Register 0x02E (receive channel enables) and Register 0x02F (transmit channel enables). The TX_EN and RX_EN bits (Bits[6:5], Register 0x031) must also be at logic high to enable the transmit or receive subcircuits, respectively. The transmit and receive subcircuits cannot be turned on simultaneously, and if both TX_EN and RX_EN are high, both the transmit and receive subcircuits power down. If using the transmit and receive pin for transmit and receive control, the TX_EN and RX_EN functions automatically follow the state of the transmit and receive input, allowing fast switching between transmit and receive modes.

ADC OPERATION

The chip contains an 8-bit ADC for sampling the outputs of the four power detectors and the temperature sensor. Register 0x032 controls the ADC. The ADC_CLKFREQ_SEL (Bit 7, Register 0x032) selects between a 2 MHz or a 250 kHz clock frequency. The ADC_EN and CLK_EN bits (Bits[6:5], Register 0x032) allow the ADC to be powered down when not in use. The ST_CONV bit (Bit 4, Register 0x032) initiates a conversion, which requires 16 clock cycles for a minimum conversion time of 8 μ s (2 MHz clock). The ADC_EOC (Bit 0, Register 0x032) read bit indicates when a conversion is complete and the 8-bit output is available for reading over the SPI. A mux selects between the five inputs based on the MUX_SEL bits (Bits[3:1], Register 0x032). The 8-bit output is read from Register 0x033 (ADC_OUTPUT).

				Bia	as Setting
Subcircuit	Register (Hexidecimal)	Bits	Bit Field	Nominal	Low Power
Receive LNA	034	Bits[3:0]	LNA_BIAS	8	5
Receive Vector Modulator	035	Bits[2:0]	RX_VM_BIAS	5	2
Receive VGA	035	Bits[6:3]	RX_VGA_BIAS	10	3
Transmit Vector Modulator	036	Bits[2:0]	TX_VM_BIAS	5	2
Transmit VGA	036	Bits[6:3]	TX_VGA_BIAS	5	3
Transmit Driver	037	Bits[2:0]	TX_DRV_BIA	6	5

MEMORY ACCESS

On-chip random access memory (RAM) is provided for storing phase and amplitude settings for up to 121 beam positions and seven bias settings for both transmit and receive modes, as shown in Table 7. A beam position consists of the gain, Vector Modulator I, and Vector Modulator Q settings for all four channels. Beam positions are stored in memory by writing to the 0x1000 through 0x1FFF locations. Beam positions are loaded from memory by writing to Register 0x039 for the receive channels and Register 0x03A for the transmit channels, which pulls the amplitude and phase setting for all four channels. Additionally, if the RX CHX RAM BYPASS and TX CHX RAM BYPASS bits (Bits[1:0], Register 0x038) are active, the amplitude and phase settings can be pulled for each receive or transmit channel individually, allowing for even greater flexibility. In this case, the settings for each receive channel are loaded by writing to Register 0x03D through Register 0x040, and for each transmit channel by writing to Register 0x041 through Register 0x044. The BEAM_RAM_ BYPASS bit in Register 0x038 determines where the amplitude and phase settings are pulled from the memory (low) or written to over the SPI (high).

Seven memory locations are also provided for storing bias settings for all the transmit and receive channel subcircuits, normally stored in Register 0x034 through Register 0x037.

When the BIAS_RAM_BYPASS bit (Register 0x38, Bit 5) is at logic low, the bias setting can be recalled from memory instead of from the SPI.

Additionally, the beam can be stepped sequentially through the positions stored in memory. To use this function, first load Register 0x04D through Register 0x04E with the transmit channel start and stop memory addresses, and Register 0x04F through Register 0x050 with the receive channel start and stop memory addresses. Then, apply six serial clock pulses followed by a pulse to the TX_LOAD or RX_LOAD inputs for recalling memory for the transmit and receive channels, respectively. Channel settings are loaded sequentially from memory by repeatedly applying the serial clock pulses plus TX_LOAD or RX_LOAD. This mode eliminates the need for a SPI register write to load the next beam position, resulting in faster beam transitions.

CALIBRATION

There is no built in calibration or factory calibration for the magnitude and phase of each gain and phase of the RF channel. The rms phase error resulting from using the I and Q settings as determined from the equations previously provided in the Phase and Gain Control section. The rms phase error can be improved by running a full over the air active electronically scanned array (AESA) calibration of each channel at the desired frequency operation.

Table 7. SPI Beam Memory Address Decoding

				<u> </u>	SF	l Ad	dre	ss							Control register locations Addresses with Bit 12 equal to 1 point to the memory area for storing the beam settings at each location. Receive Channel 1 Beam Position 0, Bits[7:0] Receive Channel 1 Beam Position 0, Bits[15:8] Receive Channel 1 Beam Position 0, Bits[23:16] Not applicable Receive Channel 2 Beam Position 0, Bits[7:0] Receive Channel 2 Beam Position 0, Bits[15:8] Receive Channel 2 Beam Position 0, Bits[23:16] Not applicable Receive Channel 3 Beam Position 0, Bits[7:0] Receive Channel 3 Beam Position 0, Bits[15:8]			
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Function			
AD1	AD0	0	0	0	0	0	0	0	0	0	0	0	0	0				
															registers described in the Register Map section			
AD1	AD0	0	0	0	0	0	0	0	0	0	0	0	0	1				
						ra	nge	of ac	ddre	sses po	ointir	ng to a	ddit	ional c	control register locations			
AD1	AD0	0	1	1	1	1	1	1	1	1	1	1	1	1	Control register locations			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	0	0	0	Receive Channel 1 Beam Position 0, Bits[7:0]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	0	0	1	Receive Channel 1 Beam Position 0, Bits[15:8]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	0	1	0	area for storing the beam settings at each location. Receive Channel 1 Beam Position 0, Bits[7:0] Receive Channel 1 Beam Position 0, Bits[15:8] Receive Channel 1 Beam Position 0, Bits[23:16] Not applicable Receive Channel 2 Beam Position 0, Bits[7:0] Receive Channel 2 Beam Position 0, Bits[15:8]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	0	1	1	Receive Channel 1 Beam Position 0, Bits[23:16] Not applicable Receive Channel 2 Beam Position 0, Bits[7:0]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	1	0	0	Receive Channel 2 Beam Position 0, Bits[7:0]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	1	0	1	Receive Channel 2 Beam Position 0, Bits[15:8]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	1	1	0	Receive Channel 2 Beam Position 0, Bits[23:16]			
AD1	AD0	1	0	0	0	0	0	0	0	0	0	1	1	1	Not applicable			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	0	0	0	Receive Channel 3 Beam Position 0, Bits[7:0]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	0	0	1	Receive Channel 3 Beam Position 0, Bits[15:8]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	0	1	0	Receive Channel 3 Beam Position 0, Bits[23:16]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	0	1	1	Not applicable			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	1	0	0	Receive Channel 4 Beam Position 0, Bits[7:0]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	1	0	1	Receive Channel 4 Beam Position 0, Bits[15:8]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	1	1	0	Receive Channel 4 Beam Position 0, Bits[23:16]			
AD1	AD0	1	0	0	0	0	0	0	0	0	1	1	1	1	Not applicable			

AD1 AD0 1 O O O O O O O O O								SS	dres	l Ad	SP						
AD1 AD0 1 0 0 0 0 0 0 0 0		Function	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 1 Beam Position 1, Bits[7:0]	0	0	0	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 1 Beam Position 1, Bits[15:8]	1	0	0	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 1 Beam Position 1, Bits[23:16]	0	1	0	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Not applicable	1	1	0	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 2 Beam Position 1, Bits[7:0]	0	0	1	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 2 Beam Position 1, Bits[15:8]	1	0	1	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 2 Beam Position 1, Bits[23:16]	0	1	1	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Not applicable	1	1	1	0	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0			0	0	0	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 3 Beam Position 1, Bits[15:8]	1	0	0	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 3 Beam Position 1, Bits[23:16]	0	1	0	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Not applicable	1	1	0	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 4 Beam Position 1, Bits[7:0]	0	0	1	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 4 Beam Position 1, Bits[15:8]	1	0	1	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 0		Receive Channel 4 Beam Position 1, Bits[23:16]	0	1	1	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Not applicable	1	1	1	1	1	0	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 0		Receive Channel 1 Beam Position 2, Bits[7:0]	0	0	0	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Receive Channel 1 Beam Position 2, Bits[15:8]	1	0	0	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 0		Receive Channel 1 Beam Position 2, Bits[23:16]	0	1	0	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 0		Not applicable	1	1	0	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 0		Receive Channel 2 Beam Position 2, Bits[7:0]	0	0	1	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 0		Receive Channel 2 Beam Position 2, Bits[15:8]	1	0	1	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 1 0 0		Receive Channel 2 Beam Position 2, Bits[23:16]	0	1	1	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 1 0 1 0 0		Not applicable	1	1	1	0	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 1 0 1 0 1 0 Receive Channel 3 Beam Position 2, Bits[23:16] AD1 AD0 1 0 0 0 0 0 0 1 0 1 0 1 1		Receive Channel 3 Beam Position 2, Bits[7:0]	0	0	0	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 1 0 1 1		Receive Channel 3 Beam Position 2, Bits[15:8]	1	0	0	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 1 1		Receive Channel 3 Beam Position 2, Bits[23:16]	0	1	0	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 0 1 0 1 1		Not applicable	1	1	0	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 0 1 0 1 1		Receive Channel 4 Beam Position 2, Bits[7:0]	0	0	1	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 0 0 0 0 1 0 1 0 Not applicable range of addresses pointing to additional receive beam positions AD1 AD0 1 0 1 1 1 1 1 0 0 0 0 0 0 0 Receive Channel 1 Beam Position 121, Bits[7:0]		Receive Channel 4 Beam Position 2, Bits[15:8]	1	0	1	1	0	1	0	0	0	0	0	0	1	AD0	AD1
range of addresses pointing to additional receive beam positions AD1 AD0 1 0 1 1 1 1 0 0 0 0 0 0 Receive Channel 1 Beam Position 121, Bits[7:0]		Receive Channel 4 Beam Position 2, Bits[23:16]	0	1	1	1	0	1	0	0	0	0	0	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 1 0 0 0 0 0 0 Receive Channel 1 Beam Position 121, Bits[7:0]		Not applicable	1	1	1	1	0	1	0	0	0	0	0	0	1	AD0	AD1
		receive beam positions	ional r	addi	ng to	ointi	sses p	ddre	of a	ange	rā						
AD1 AD0 1 0 1 1 1 0 0 0 0		Receive Channel 1 Beam Position 121, Bits[7:0]	0	0	0	0	0	0	0	1	1	1	1	0	1	AD0	AD1
	j	Receive Channel 1 Beam Position 121, Bits[15:8]	1	0	0	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 1 0 0 0	6]	Receive Channel 1 Beam Position 121, Bits[23:16]	0	1	0	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 0		Not applicable	1	1	0	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 1 0 0 0		Receive Channel 2 Beam Position 121, Bits[7:0]	0	0	1	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 1 0 0 0 0 1 1 1 Receive Channel 2 Beam Position 121, Bits[15:8]	l	Receive Channel 2 Beam Position 121, Bits[15:8]	1	0	1	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 0	6]	Receive Channel 2 Beam Position 121, Bits[23:16]	0	1	1	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 1		Not applicable	1	1	1	0	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 0 0			0	0	0	1	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 1 0 0 0 0 1 0 1 Receive Channel 3 Beam Position 121, Bits[15:8]	l	Receive Channel 3 Beam Position 121, Bits[15:8]	1	0	0	1	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 0 Receive Channel 3 Beam Position 121, Bits[23:16	6]	Receive Channel 3 Beam Position 121, Bits[23:16]	0	1	0	1	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 0 1 1		Not applicable	1	1	0	1	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 1			0	0	1	1	0	0	0	1	1	1	1	0	1	AD0	AD1
	l	Receive Channel 4 Beam Position 121, Bits[15:8]	1	0	1	1	0	0	0	1	1	1	1	0	1		
AD1 AD0 1 0 1 1 1 1 0 0 0 1 1 1 0 Receive Channel 4 Beam Position 121, Bits[23:16	5]	Receive Channel 4 Beam Position 121, Bits[23:16]	0	1	1	1	0	0	0	1	1	1	1	0	1	AD0	AD1
AD1 AD0 1 0 1 1 1 0 0 0 1 1			1	1	1	1	0	0	0	1	1	1	1	0	1		
AD1 AD0 1 0 1 1 1 0 0 1 0 0			0	0	0	0	1	0	0	1	1	1	1	0	1	AD0	AD1
		Receive Bias Setting 1, Bits[15:8]	1	0	0	0	1	0	0	1	1	1	1	0	1	AD0	AD1

ADI ADO 1	-					SP	l Ad	dre	SS						0 Function					
ADI ADO 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Function				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	0	1	0	Not applicable				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	0	1	1	Not applicable				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	1	0	0					
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	1	0	1	Receive Bias Setting 1, Bits[31:24]				
ADD ADD 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	1	1	0	Not applicable				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	0	1	1	1	Not applicable				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	1	0	0	0					
ADI ADI	AD1	AD0	1	0	1	1	1	1	0	0	1	1	0	0	1	Not applicable				
ADI ADO 1	AD1	AD0	1	0	1	1	1	1	0	0	1	1	0	1	0					
ADI ADO 1 0	AD1	AD0	1	0	1	1	1	1	0	0	1	1	0	1	1					
ADI	AD1	AD0	1	0	1	1	1	1	0	0	1	1	1	0	0	Not applicable				
ADI ADO 1 0 1 1 1 1 1 1 0 0	AD1	AD0	1	0	1	1	1	1	0	0	1	1	1	0	1	Not applicable				
ADI ADO 1 0 1 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 1 Receive Bias Setting 2, Bits[7:0] ADI ADO 1 0 1 1 1 1 1 1 0 1 0 0 0 0 0 1 1 Receive Bias Setting 2, Bits[15:8] ADI ADO 1 0 1 1 1 1 1 1 0 1 0 0 0 0 0 1 1 Not applicable ADI ADO 1 0 0 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 Not applicable ADI ADO 1 0 0 1 1 1 1 1 1 0 1 0 0 0 1 1 1 0 0 1 0 0 0 1 Not applicable ADI ADO 1 0 0 1 1 1 1 1 1 0 0 1 0 0 1 1 1 0 0 1 0 0 0 1 Not applicable ADI ADO 1 0 0 1 1 1 1 1 1 0 0 1 0 0 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	0	0	1	1	1	1	0	Not applicable				
ADI ADO 1 0 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	0	0	1	1	1	1	1					
ADI ADO	AD1	AD0	1	0	1	1	1	1	0	1	0	0	0	0	0	Receive Bias Setting 2, Bits[7:0]				
ADI ADO	AD1	AD0	1	0	1	1	1	1	0	1	0	0	0	0	1	Receive Bias Setting 2, Bits[15:8]				
ADI ADO	AD1	AD0	1	0	1	1	1	1	0	1	0	0	0	1	0	Not applicable				
ADI ADO	AD1	AD0	1	0	1	1	1	1	0	1	0	0	0	1	1	Not applicable				
AD1	AD1	AD0	1	0	1	1	1	1	0	1	0	0	1	0	0	Receive Bias Setting 2, Bits[23:16]				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 0	AD1	AD0	1	0	1	1	1	1	0	1	0	0	1	0	1	Receive Bias Setting 2, Bits[31:24]				
ADI ADO 1 0 1 1 1 1 1 1 0 1 0 1 0 1 0 0	AD1	AD0	1	0	1	1	1	1	0	1	0	0	1	1	0	Receive Bias Setting 2, Bits[15:8] Not applicable Not applicable Receive Bias Setting 2, Bits[23:16] Receive Bias Setting 2, Bits[31:24] Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 0	AD1	AD0	1	0	1	1	1	1	0	1	0	0	1	1	1	Not applicable Receive Bias Setting 2, Bits[23:16] Receive Bias Setting 2, Bits[31:24] Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0	AD1	AD0	1	0	1	1	1	1	0	1	0	1	0	0	0	Not applicable Not applicable Not applicable Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 0 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	0	0	1	Not applicable Not applicable Not applicable Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	0	1	0	Not applicable Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	0	1	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	1	0	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 0 1 0 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	1	0	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	1	1	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	0	1	0	1	1	1	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1				I			•••	rang	ge of	add	resses	poir	nting to	o ado	ditiona	I receive bias settings				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	0	0	0	Receive Bias Setting 7, Bits[7:0]				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	0	0	1	Receive Bias Setting 7, Bits[15:8]				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	0	1	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	0	1	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	1	0	0	Receive Bias Setting 7, Bits[23:16]				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	1	0	1	Receive Bias Setting 7, Bits[31:24]				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	1	1	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	0	1	1	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	1	0	0	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	1	0	0	1	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1	AD1	AD0	1	0	1	1	1	1	1	1	1	1	0	1	0	Not applicable				
AD1 AD0 1 0 1 1 1 1 1 1 1			1	0	1	1	1	1	1	1	1	1	0	1	1					
AD1 AD0 1 0 1 1 1 1 1 1 1			1	0	1	1	1	1	1	1	1	1	1	0	0					
AD1 AD0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 0 Not applicable AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[7:0] AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[15:8] AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[15:8]			1	0	1	1	1	1	1	1	1	1	1	0	1					
AD1 AD0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Not applicable AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[7:0] AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[15:8] AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[15:8]			1	0	1	1	1	1	1	1	1	1	1	1	0					
AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[7:0] AD1 AD0 1 1 0 0 0 0 0 0 0 1 Transmit Channel 1 Beam Position 0, Bits[15:8] AD1 AD0 1 1 0 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[15:8]			1	0	1	1	1	1	1	1	1	1	1	1	1					
AD1 AD0 1 1 0 0 0 0 0 0 0 1 Transmit Channel 1 Beam Position 0, Bits[15:8] AD1 AD0 1 1 0 0 0 0 0 0 0 0 Transmit Channel 1 Beam Position 0, Bits[23:16]			1	1	0	0	0	0	0	0	0	0	0	0	0					
AD1 AD0 1 1 0 0 0 0 0 0 0					· ·					_	_				_					
			1		0	0	0			0	0		0	1	0					
					_										_					

					SP	PI Ad	dre	SS						O E-mation					
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Function				
AD1	AD0	1	1	0	0	0	0	0	0	0	0	1	0	0	Transmit Channel 2 Beam Position 0, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	0	0	1	0	1	Transmit Channel 2 Beam Position 0, Bits[15:8]				
AD1	AD0	1	1	0	0	0	0	0	0	0	0	1	1	0	Transmit Channel 2 Beam Position 0, Bits[23:16]				
AD1	AD0	1	1	0	0	0	0	0	0	0	0	1	1	1	Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	0	0	0	Transmit Channel 3 Beam Position 0, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	0	0	1	Transmit Channel 3 Beam Position 0, Bits[15:8]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	0	1	0	Transmit Channel 3 Beam Position 0, Bits[23:16]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	0	1	1	Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	1	0	0	Transmit Channel 4 Beam Position 0, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	1	0	1	Transmit Channel 4 Beam Position 0, Bits[15:8]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	1	1	0	Transmit Channel 4 Beam Position 0, Bits[23:16]				
AD1	AD0	1	1	0	0	0	0	0	0	0	1	1	1	1	Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	1	0	0	0	0	Transmit Channel 1 Beam Position 1, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	1	0	0	0	1	, , , , , , , , , , , , , , , , , , , ,				
AD1	AD0	1	1	0	0	0	0	0	0	1	0	0	1	0					
AD1	AD0	1	1	0	0	0	0	0	0	1	0	0	1	1	Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	1	0	1	0	0					
AD1	AD0	1	1	0	0	0	0	0	0	1	0	1	0	1					
AD1	AD0	1	1	0	0	0	0	0	0	1	0	1	1	0	Transmit Channel 1 Beam Position 1, Bits[15:8] Transmit Channel 1 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 2 Beam Position 1, Bits[7:0] Transmit Channel 2 Beam Position 1, Bits[15:8] Transmit Channel 2 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 3 Beam Position 1, Bits[7:0] Transmit Channel 3 Beam Position 1, Bits[15:8] Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 4 Beam Position 1, Bits[7:0] Transmit Channel 4 Beam Position 1, Bits[15:8] Transmit Channel 4 Beam Position 1, Bits[23:16] Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	1	0	1	1	1	Transmit Channel 2 Beam Position 1, Bits[15:8] Transmit Channel 2 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 3 Beam Position 1, Bits[7:0] Transmit Channel 3 Beam Position 1, Bits[15:8] Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 4 Beam Position 1, Bits[7:0] Transmit Channel 4 Beam Position 1, Bits[15:8]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	0	0	0	Transmit Channel 2 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 3 Beam Position 1, Bits[7:0] Transmit Channel 3 Beam Position 1, Bits[15:8] Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 4 Beam Position 1, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	0	0	1	Not applicable Transmit Channel 3 Beam Position 1, Bits[7:0] Transmit Channel 3 Beam Position 1, Bits[15:8] Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable Transmit Channel 4 Beam Position 1, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	0	1	0	Transmit Channel 3 Beam Position 1, Bits[15:8] Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	0	1	1	Transmit Channel 3 Beam Position 1, Bits[23:16] Not applicable				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	1	0	0	Not applicable Transmit Channel 4 Beam Position 1, Bits[7:0]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	1	0	1	Transmit Channel 4 Beam Position 1, Bits[7:0] Transmit Channel 4 Beam Position 1, Bits[15:8]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	1	1	0	Transmit Channel 4 Beam Position 1, Bits[23:16]				
AD1	AD0	1	1	0	0	0	0	0	0	1	1	1	1	1	Not applicable I transmit beam positions				
	1	1	1			ra		_	_		_		_		Not applicable I transmit beam positions				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	0	0	0					
AD1	AD0	1	1	1	1	1	1	0	0	0	0	0	0	1	Transmit Channel 1 Beam Position 121, Bits[15:8]				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	0	1	0	Transmit Channel 1 Beam Position 121, Bits[23:16]				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	0	1	1	Not applicable				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	1	0	0	Transmit Channel 2 Beam Position 121, Bits[7:0]				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	1	0	1	Transmit Channel 2 Beam Position 121, Bits[15:8]				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	1	1	0	Transmit Channel 2 Beam Position 121, Bits[23:16]				
AD1	AD0	1	1	1	1	1	1	0	0	0	0	1	1	1	Not applicable				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	0	0	0	Transmit Channel 3 Beam Position 121, Bits[7:0]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	0	0	1	Transmit Channel 3 Beam Position 121, Bits[15:8]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	0	1	0	Transmit Channel 3 Beam Position 121, Bits[23:16]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	0	1	1	Not applicable				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	1	0	0	Transmit Channel 4 Beam Position 121, Bits[7:0]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	1	0	1	Transmit Channel 4 Beam Position 121, Bits[15:8]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	1	1	0	Transmit Channel 4 Beam Position 121, Bits[23:16]				
AD1	AD0	1	1	1	1	1	1	0	0	0	1	1	1		1 Not applicable				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	0	0		0 Transmit Bias Setting 1, Bits[7:0]				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	0	0		Transmit Bias Setting 1, Bits[15:8]				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	0	1		0 Transmit Bias Setting 1, Bits[23:16]				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	0	1	1	Not applicable				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	1	0	0	Transmit Bias Setting 1, Bits[31:24]				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	1	0	1	Transmit Bias Setting 1, Bits[39:32]				
AD1	AD0	1	1	1	1	1	1	0	0	1	0	1	1	0	Transmit Bias Setting 1, Bits[47:40]				

14							SP	l Ad	dres	ss								
ADI ADO 1	14	13	12	11		10					5	4	3	2	-	1	0	Function
ADI ADO 1						1	1			0		1			-			
ADI ADO 1		AD0	1	1		1	1	1	1	0	0	1	1	0	- (0	0	· ·
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	0	- (0	1	Transmit Bias Setting 1, Bits[63:56]
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	0		1	0	Not applicable
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	0		1	1	Not applicable
AD1 AD0 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	1	- (0	0	Transmit Bias Setting 1, Bits[71:64]
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	1	- (0	1	Transmit Bias Setting 1, Bits[79:72]
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	1		1	0	Not applicable
ADI ADO 1	AD1	AD0	1	1		1	1	1	1	0	0	1	1	1		1	1	
AD1 AD0 1	AD1	AD0	1	1		1	1	1	1	0	1	0	0	0	(0	0	Transmit Bias Setting 2, Bits[7:0]
AD1 AD0 1	AD1	AD0	1	1		1	1	1	1	0	1	0	0	0	- (0	1	Transmit Bias Setting 2, Bits[15:8]
AD1 AD0 1 1 1 1 1 1 1 1 1	AD1		1	1		1	1	1	1	0	1	0	0	0		1	0	=
AD1 AD0 1 1 1 1 1 1 1 1 1	AD1		1	1		1	1	1	1	0	1	0	0	0	- -	1	1	
AD1 AD0 1 1 1 1 1 1 1 0 1 0 0	AD1		1	1		1	1	1	1	0	1	0	0	1	(0	0	_
AD1 AD0 1 1 1 1 1 1 1 0 1 0 0	AD1		1	1		1	1	1	1	0	1	0	0	1	(0	1	_
AD1 AD0 1 1 1 1 1 1 1 1 0 1 0 1 0 0			1	1		1	1	1	1	0	1	0	0	1		1	0	=
AD1 AD0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 0			1	1		1	1	1	1	0	1	0	0	1	- '	1	1	
AD1 AD0 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 1						-	1	1			1	_						_
AD1 AD0 1 1 1 1 1 1 1 1 1						-	1	1	1		1		1		- (0		
AD1 AD0 1												_						i i
AD1 AD0 1						-												
AD1 AD0 1 1 1 1 1 1 1 0 1 0 1 1						-												_
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1											_							
AD1 AD0 1 1 1 1 1 1 1 1 1	ADT	AD0	1	1		1	1			-								
AD1 AD0 1 1 1 1 1 1 1 1 1		100	l 4	1	-			_			_		_					-
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1																		
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1																		_
AD1 AD0 1 1 1 1 1 1 1 1 1																		<u> </u>
AD1 AD0 1 1 1 1 1 1 1 1 1																		
AD1 AD0 1 1 1 1 1 1 1 1 1													-					_
AD1 AD0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				-					-				_					
AD1 AD0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 Transmit Bias Setting 7, Bits[71:64] AD1 AD0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 Not applicable													1					· ·
AD1 AD0 1 1 1 1 1 1 1 1 1													1					
AD1 AD0 1 1 1 1 1 1 1 1 1 1 1 1 0 Not applicable													-					
													_					_
	AD1	AD0		1	1		1	1	1	1			1	1	1		1	Not applicable

APPLICATIONS INFORMATION GAIN CONTROL REGISTERS

Gain control for each channel is provided through a combination of independent receive and transmit path VGAs, which provide over 16 dB of gain control range and a switched 0 dB or 15 dB step attenuator, that is shared between the transmit and receive channels. The resulting combined gain control range exceeds 31 dB. The gain of each receive or transmit channel is controlled by an 8-bit register. The VGAs require seven bits of control to ensure a 0.5 dB minimum step size with less than 0.25 dB error over all conditions, and the eighth bit controls the state of the switched attenuator.

To update the amplitude and phase settings, load the new settings over the SPI or from the on-chip memory. When updating the amplitude and phase setting over the SPI, write the new values to Register 0x010 through Register 0x01B to set the receive channel gains and phases, and to Register 0x01C through Register 0x027 to set the transmit channel gains and phases. These gain and phase settings are initially written to holding registers, and do not take effect until a positive pulse occurs on the LDRX_OVERRIDE bit for the receive channel or the LDTX_OVERRIDE bit for the transmit channel (Bit 0 and Bit 1, respectively, of Register 0x028). This positive pulse transfers the new settings from the holding registers to the working registers, causing the new settings to take effect in the RF subcircuits. This transfer can also be done by sending positive pulses to the RX_LOAD or TX_LOAD pin for the receive and transmit channels, respectively. This arrangement allows the chip to actively receive or transmit using one amplitude and phase setting while loading the next setting in the background.

The state of the switched attenuator also depends upon the transmit and receive control signal because the attenuator is shared between the transmit and the receive paths. Additionally, the BEAM_RAM_BYPASS bit (Bit 6 of Register 0x038) must be high for loading amplitude and phase settings over the SPI.

Alternatively, up to 121 gain and amplitude settings for both the receive and the transmit modes can be stored in the on-chip memory and then recalled by writing to Register 0x039 for the receive mode and Register 0x03A for the transmit mode. As with loading new settings over the SPI, the new settings loaded from memory do not take effect until the appropriate load command is sent.

The gain control registers for the receive channels are Register 0x010 through Register 0x013, and the gain control registers for the transmit channels are Register 0x01C through Register 0x01F. Bits[6:0] (RX_VGA_CHx and TX_VGA_CHx) of each register control the VGA gain approximately as shown in Figure 84. Limit the usage to the top 16 dB of the gain control range for best gain linearity and repeatability. Bit 7 (CHx_ATTN_RX and CHx_ATTN_TX) of each register controls the attenuator state (logic high means attenuator is bypassed).




Figure 84. Normalized Gain vs. 7-Bit Gain Control Code

The TX_LOAD and RX_LOAD pins, or alternatively the LDTX_OVERRIDE and LDRX_OVERRIDE bits (Bits[1:0], Register 0x028, respectively), must be pulsed for new settings to take effect. New settings can be loaded in the background while transmitting and receiving using the current settings.

SWITCHED ATTENUATOR CONTROL

The CHx_ATTN_RX bit (Bit 7) of Register 0x010 through Register 0x013 control the receive step attenuators. The CHx_ATTN_TX bit (Bit 7) of Register 0x01C to Register 0x01F control the transmit step attenuators. A multiplexer (mux) determines whether the attenuator for each channel is set according to the receive or transmit working registers as shown in Table 8.

Table 8. Step Attenuator Control

Channel Transmit and Receive State	CHx_ATTN_RX ¹	CHx_ATTN_TX ¹	Channel x Attenuator State ¹
Receive	1	X ²	Bypass
Receive	0	X ²	Attenuation
Transmit	X ²	1	Bypass
Transmit	X ²	0	Attenuation

¹ From SPL x = 1, 2, 3, or 4.

² X means don't care.

TRANSMIT AND RECEIVE SUBCIRCUIT CONTROL

The TR_SOURCE bit (Bit 2, Register 0x031) determines whether a dedicated input pin (TR pin) or the SPI registers controls the switching between transmit or receive modes for the ADAR1000. If the TR input is selected, the transmit and receive subcircuit enables are also controlled by the transmit and receive input. Any combination of receive subcircuits or transmit subcircuits can be turned on at a given time. Transmit and receive subcircuits cannot be turned on simultaneously.

TR_SOURCE = 1 (TR Pin Control)

When TR_SOURCE = 1, if the TR input is at logic low, the device goes into receive mode, and all receive subcircuits are turn on. If the TR input is at logic high, the device goes into transmit mode, and all transmit subcircuits turn on. As a result, all transmit and receive switching functionality are completely controlled by a single pin.

TR SOURCE = 0 (SPI Control)

Register 0x02E, Register 0x02F, and Register 0x031 of the SPI registers together turn the transmit and receive subcircuits on and off. Typical operating mode is to set all channel and subcircuit enables active (that is, set Register 0x02E to 0x7F and Register 0x02F to 0x7F), and then use TX_EN and RX_EN (Bits[6:5] of Register 0x31, respectively) to turn on either the transmit subcircuits or receive subcircuits.

TRANSMIT AND RECEIVE SWITCH DRIVER CONTROL

The TR_SW_NEG and TR_SW_POS pins are the output pins that control the external switches that determine the signal flow direction between the transmit and receive modes that the ADAR1000 operates in. Several register bits and the TR pin work together to provide different ways to control the state of the TR_SW_NEG and TR_SW_POS pins.

To enable the switch drivers, set the SW_DRV_EN_TR bit (Bit 4, Register 0x031) to logic high.

The TR_SOURCE bit (Bit 2, Register 0x031) determines whether transmit and receive control is done through the TR_SPI bit (Bit 1, Register 0x031) the SPI, or the dedicated transmit and receive input pin to the chip (if TR_SOURCE = 0, the TR_SPI bit is in control).

The SW_DRV_TR_STATE bit (Bit 7, Register 0x031) determines the polarity of these switch driver outputs (TR_SW_POS and TR_SW_NEG) with respect to transmit and receive mode. Allowing the polarity to be programmable provides additional flexibility when using different GaAs, transmit and receive switch control configurations (see Table 9).

Table 9. Controlling TR SW_POS and TR SW_NEG Output

SW_DRV_ EN_TR (Register 0x031, Bit 4)	TR_SOURCE (Register 0x031, Bit 2) ¹	TR (Chip Input) ¹	TR_SPI (Register 0x031, Bit 1) ¹	SW_DRV_TR_ MODE_SEL (Register 0x030, Bit 7) ¹	Device Transmit or Receive State ¹	SW_DRV_ TR_STATE (Register 0x031, Bit 7) ¹	TR_SW_POS (Chip Output)	TR_SW_NEG (Chip Output)
0	Х	Χ	Χ	X	X	X	Floating	Floating
1	0	Χ	0	0	Receive	0	Floating	0 V
1	0	Χ	0	0	Receive	1	Floating	−5 V
1	0	Χ	1	0	Transmit	0	Floating	−5 V
1	0	Χ	1	0	Transmit	1	Floating	0 V
1	1	0	Χ	0	Receive	0	Floating	0 V
1	1	0	Χ	0	Receive	1	Floating	−5 V
1	1	1	X	0	Transmit	0	Floating	−5 V
1	1	1	Χ	0	Transmit	1	Floating	0 V
1	0	Χ	0	1	Receive	0	0 V	Floating
1	0	Χ	0	1	Receive	1	3.3 V	Floating
1	0	Χ	1	1	Transmit	0	3.3 V	Floating
1	0	Χ	1	1	Transmit	1	0 V	Floating
1	1	0	Χ	1	Receive	0	0 V	Floating
1	1	0	Χ	1	Receive	1	3.3 V	Floating
1	1	1	X	1	Transmit	0	3.3 V	Floating
1	1	1	Χ	1	Transmit	1	0 V	Floating

¹ X means don't care.

PA BIAS OUTPUT CONTROL

The four PA bias output voltages are controlled by four separate DACs which in turn are controlled by a combination of three bits from the SPI registers (BIAS_CTRL, TR_SOURCE, TX_EN), two input pins (TR and PA_ON), and the EXT_PAn_BIAS_ON (Register 0x029 to Register 0x02C) and EXT_PAn_BIAS_OFF (Register 0x046 to Register 0x049) registers (see Table 10). BIAS_CTRL determines if the bias DACs always use the CHx_PA_BIAS_ON value for each channel. TR_SOURCE determines whether switching between transmit and receive mode is controlled by the SPI register or the TR input. The PA_ON input determines whether to use the CHx_PA_BIAS_ON or

CHx_PA_BIAS_OFF value when the ADAR1000 is in transmit mode and BIAS_CTRL is set to 1.

LNA BIAS OUTPUT CONTROL

The LNA_BIAS output voltage is controlled by a DAC which in turn is controlled by a combination of four bits in the SPI registers (LNA_BIAS_OUT_EN, BIAS_CTRL, TR_SOURCE, and RX_EN), the TR input pin, and the LNA_BIAS_ON and LNA_BIAS_OFF registers (Register 0x02D and Register 0x04A, respectively), as shown in Table 11. The LNA_BIAS output is only enabled if LNA_BIAS_OUT_EN = 1. Otherwise, the output is open. The output is set by the LNA_BIAS_ON register when the ADAR1000 is in receive mode and BIAS_CTRL is set to 1.

Table 10. Control of PA Bias Outputs

BIAS_CTRL (Register 0x030, Bit 6)	TR_SOURCE (Register 0x031, Bit 2)	TX_EN (Register 0x031, Bit 6)	TR (Input to Chip)	PA_ON (Input to Chip)	PA Bias Register Used (n = 1, 2, 3, or 4)
0	X ¹	X ¹	X ¹	X ¹	EXT_PAn_BIAS_ON
1	0	0	X ¹	X ¹	EXT_PAn_BIAS_OFF
1	0	1	X ¹	X ¹	EXT_PAn_BIAS_ON
1	1	0	0	X ¹	EXT_PAn_BIAS_OFF
1	1	0	1	0	EXT_PAn_BIAS_OFF
1	1	0	1	1	EXT_PAn_BIAS_ON

¹ X means don't care.

Table 11. Control of LNA_BIAS Output

LNA_BIAS_OUT_EN (Register 0x030, Bit 4)	BIAS_CTRL (Register 0x030, Bit 6)	TR_SOURCE (Register 0x031, Bit 2)	RX_EN (Register 0x031, Bit 5)	TR (Input to Chip)	LNA Bias Register Used
0	X ¹	X ¹	X ¹	X ¹	Open circuit (floating)
1	0	0	0	X ¹	EXT_LNA_BIAS_ON
1	0	0	1	X ¹	EXT_LNA_BIAS_ON
1	1	0	0	X ¹	EXT_LNA_BIAS_OFF
1	1	0	1	X ¹	EXT_LNA_BIAS_ON
1	0	1	0	0	EXT_LNA_BIAS_ON
1	0	1	0	1	EXT_LNA_BIAS_ON
1	1	1	0	0	EXT_LNA_BIAS_OFF
_1	1	1	0	1	EXT_LNA_BIAS_ON

¹ X means don't care.

Transmit and Receive Mode Switching

Figure 85 shows the timing for transmit and receive mode switching.




Figure 85. Timing for Transmit and Receive Mode Switching

SPI PROGRAMMING EXAMPLE

The SPI programming example in Table 12 sets up the bias of the different subcircuits, as well as the gain and phase settings of all channels. The device stays in the receive mode until the TR input is raised high, and the device switches into transmit mode. All the external amplifier bias and switches also change state accordingly.

Table 12. Register Programing to Set Up the ADAR1000

Register	Content	Description
0x000	BD	Reset whole chip, use SDO line for read back, address auto incrementing in block write mode
0x401	10	Allow LDO adjustments from user settings
0x400	55	Adjust LDOs
0x046	60	Set PA1 bias DAC output to approximately –1.8 V in receive mode
0x047	60	Set PA2 bias DAC output to approximately –1.8 V in receive mode
0x048	60	Set PA3 bias DAC output to approximately –1.8 V in receive mode
0x049	60	Set PA4 bias DAC output to approximately -1.8 V in receive mode
0x029	28	Set PA1 bias DAC output to approximately -0.8 V in transmit mode
0x02A	28	Set PA2 bias DAC output to approximately -0.8 V in transmit mode
0x02B	28	Set PA3 bias DAC output to ~ -0.8 V in transmit mode
0x02C	28	Set PA4 bias DAC output to approximately –0.8 V in transmit mode
0x02D	28	Set LNA bias DAC to approximately –0.8 V
0x030	1F	Enable LNA bias DAC, select fixed output
0x038	60	Select SPI instead of internal RAM for channel settings
0x031	1C	Select TR input for transmit and receive switching control, enables switch outputs
0x02F	7F	Select all four transmit channel, enable transmit driver, vector modulator and VGA
0x036	16	Set transmit VGA bias to 2, vector modulator bias to 6
0x030	06	Set transmit driver bias to 6
0x01C	FF	Set Channel 1 attenuator to 0 dB, VGA gain to maximum
0x020	36	Set Channel 1 vector modulator I input to positive, magnitude 16
0x020	35	Set Channel 1 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x01D	FF	Set Channel 2 attenuator to 0 dB, VGA gain to maximum
0x020	36	Set Channel 2 vector modulator I input to positive, magnitude 16
0x 021	35	Set Channel 2 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 01E	FF	Set Channel 3 attenuator to 0 dB, VGA gain to maximum
0x 020	36	Set Channel 3 vector modulator I input to positive, magnitude 16
0x 021	35	Set Channel 3 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 01F	FF	Set Channel 4 attenuator to 0 dB, VGA gain to maximum
0x 020	36	Set Channel 4 vector modulator I input to positive, magnitude 16
0x 021	35	Set Channel 4 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 02E	7F	Select all four receive channel, enable receive LNA, vector modulator and VGA
0x 034	08	Set receive LNA bias to 8
0x 035	16	Set receive VGA bias to 2, vector modulator bias to 6
0x 010	FF	Set Channel 1 attenuator to 0 dB, VGA gain to maximum
0x 014	36	Set Channel 1 vector modulator I input to positive, magnitude 16
0x 015	35	Set Channel 1 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 011	FF	Set Channel 2 attenuator to 0 dB, VGA gain to maximum
0x 016	36	Set Channel 2 vector modulator I input to positive, magnitude 16
0x 017	35	Set Channel 2 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 012	FF	Set Channel 3 attenuator to 0 dB; VGA gain to maximum
0x 018	36	Set Channel 3 vector modulator I input to positive, magnitude 16
0x 019	35	Set Channel 3 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°
0x 013	FF	Set Channel 4 attenuator to 0 dB, VGA gain to maximum
0x 01A	36	Set Channel 4 vector modulator I input to positive, magnitude 16
0x 01B	35	Set Channel 4 vector modulator Q input to positive, magnitude 15, these two together set phase to 45°

REGISTER MAP

Table 13. Control Registers Summary

Reg. (Hex)	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W						
000	INTERFACE_ CONFIG_A	[7:0]	SOFTRESET	LSB_ FIRST	ADDR_ ASCN	SDO ACTIVE	SDO ACTIVE_	ADDR_ ASCN_	LSB_FIRST_	SOFTRESET_	0x00	R/W						
001	INTERFACE_ CONFIG_B	[7:0]	SINGLE_ INSTRUCTION	CSB_ STALL	MASTER_ SLAVE_RB	SLOW_ INTER FACE_ CTRL	RESERVED		T_RESET	RESERVED	0x00	R/W						
002	DEV_CONFIG	[7:0]		DEV_ST	ATUS	1	CUST_OPE MO			IORM_ TING_MODE	0x10	R/W						
003	CHIP_TYPE	[7:0]				CHIP	_TYPE				0x00	R						
004	PRODUCT_ID_H	[7:0]				PRODUC	T_ID[15:8]				0x00	R						
005	PRODUCT_ID_L	[7:0]				PRODU	CT_ID[7:0]				0x00	R						
00A	SCRATCH_PAD	[7:0]				SCRA	TCHPAD				0x00	R/W						
00B	SPI_REV	[7:0]				SPI	_REV				0x00	R						
00C	VENDOR_ID_H	[7:0]				VENDO	R_ID[15:8]				0x00	R						
00D	VENDOR_ID_L	[7:0]				VENDO	R_ID[7:0]				0x00	R						
00F	TRANSFER_REG	[7:0]			F	RESERVED				MASTER_ SLAVE_XFER	0x00	R/W						
010	CH1_RX_GAIN	[7:0]	CH1_ATTN_RX				RX_VGA_C	H1			0x00	R/W						
011	CH2_RX_GAIN	[7:0]	CH2_ATTN_RX					0x00	R/W									
012	CH3_RX_GAIN	[7:0]	CH3_ATTN_RX				RX_VGA_C	H3			0x00	R/W						
013	CH4_RX_GAIN	[7:0]	CH4_ATTN_RX				RX_VGA_C	H4			0x00	R/W						
014	CH1_RX_PHASE_I	[7:0]	RESERVED)	RX_VM_ CH1_POL_I		F	RX_VM_CH1	_GAIN_I		0x00	R/W						
015	CH1_RX_PHASE_Q	[7:0]	RESERVED)	RX_VM_ CH1_ POL_Q		R	X_VM_CH1_	_GAIN_Q		0x00	R/W						
016	CH2_RX_PHASE_I	[7:0]	RESERVED)	RX_VM_ CH2_ POL_I		ſ	RX_VM_CH2	_GAIN_I		0x00	R/W						
017	CH2_RX_PHASE_Q	[7:0]	RESERVED)	RX_VM_ RX_VM_CH2_GAIN_Q CH2_ POL_Q						0x00	R/W						
018	CH3_RX_PHASE_I	[7:0]	RESERVED)	RX_VM_ CH3_ POL_I		ſ	RX_VM_CH3	_GAIN_I		0x00	R/W						
019	CH3_RX_PHASE_Q	[7:0]	RESERVED)	RX_VM_ CH3_ POL_Q		R	X_VM_CH3_	_GAIN_Q		0x00	R/W						
01A	CH4_RX_PHASE_I	[7:0]	RESERVED)	RX_VM_ CH4_ POL_I		I	RX_VM_CH4	_GAIN_I		0x00	R/W						
01B	CH4_RX_PHASE_Q	[7:0]	RESERVED)	RX_VM_ CH4_ POL_Q		R	X_VM_CH4_	_GAIN_Q		0x00	R/W						
01C	CH1_TX_GAIN	[7:0]	CH1_ATTN_TX		1	TX_VGA_CH1						TX_VGA_CH1					0x00	R/W
01D	CH2_TX_GAIN	[7:0]	CH2_ATTN_TX		TX_VGA_CH2							R/W						
01E	CH3_TX_GAIN	[7:0]	CH3_ATTN_TX	H3_ATTN_TX TX_VGA_CH3				TX_VGA_CH3										
01F	CH4_TX_GAIN	[7:0]	CH4_ATTN_TX		TX_VGA_CH4						0x00	R/W						
020	CH1_TX_PHASE_I	[7:0]	RESERVED)	TX_VM_ CH1_POL_I						0x00	R/W						
021	CH1_TX_PHASE_Q	[7:0]	RESERVED)	TX_VM_ CH1_ POL_Q	TX_VM_CH1_GAIN_Q					0x00	R/W						
022	CH2_TX_PHASE_I	[7:0]	RESERVED)	TX_VM_ CH2_ POL_I		TX_VM_CH2_GAIN_I				0x00	R/W						

Reg. (Hex)	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
023	CH2_TX_PHASE_Q	[7:0]	RESERVED)	TX_VM_ CH2_ POL_Q		Т	X_VM_CH2_	GAIN_Q		0x00	R/W
024	CH3_TX_PHASE_I	[7:0]	RESERVED)	TX_VM_ CH3_ POL I		7	ΓX_VM_CH3_	GAIN_I		0x00	R/W
025	CH3_TX_PHASE_Q	[7:0]	RESERVED)	TX_VM_ CH3_ POL_Q		Т	X_VM_CH3_	GAIN_Q		0x00	R/W
026	CH4_TX_PHASE_I	[7:0]	RESERVED)	TX_VM_ CH4_ POL_I		7	ΓX_VM_CH4_	GAIN_I		0x00	R/W
027	CH4_TX_PHASE_Q	[7:0]	RESERVED)	TX_VM_ CH4_ POL_Q		Т	X_VM_CH4_	GAIN_Q		0x00	R/W
028	LD_WRK_REGS	[7:0]			RESERVE	D			LDTX_ OVERRIDE	LDRX_ OVERRIDE	0x00	W
029	CH1_PA_BIAS_ON	[7:0]				EXT_PA1_	BIAS_ON				0x00	R/W
02A	CH2_PA_BIAS_ON	[7:0]				EXT_PA2_	BIAS_ON				0x00	R/W
02B	CH3_PA_BIAS_ON	[7:0]				EXT_PA3_	BIAS_ON				0x00	R/W
02C	CH4_PA_BIAS_ON	[7:0]				EXT_PA4_	BIAS_ON				0x00	R/W
02D	LNA_BIAS_ON	[7:0]		ı	1	EXT_LNA_	_BIAS_ON			1	0x00	R/W
02E	RX_ENABLES	[7:0]	RESERVED	CH1_ RX_EN	CH2_ RX_EN	CH3_ RX_EN	CH4_ RX_EN	RX_ LNA_EN	RX_ VM_EN	RX_VGA_EN	0x00	R/W
02F	TX_ENABLES	[7:0]	RESERVED	CH1_ TX_EN	CH2_ TX_EN	CH3_ TX_EN	CH4_ TX_EN	TX_ DRV_EN	TX_ VM_EN	TX_VGA_EN	0x00	R/W
030	MISC_ENABLES	[7:0]	SW_DRV_ TR_MODE_SEL	BIAS_ CTRL	BIAS_EN	LNA_ BIAS_ OUT_EN	CH1_ DET_EN	CH2_ DET_EN	CH3_ DET_EN	CH4_ DET_EN	0x00	R/W
031	SW_CTRL	[7:0]	SW_DRV_ TR_STATE	TX_EN	RX_EN	SW_DRV_ EN_TR	SW_DRV_ EN_POL	TR_ SOURCE	TR_SPI	POL	0x00	R/W
032	ADC_CTRL	[7:0]	ADC_ CLKFREQ_SEL	ADC_ EN	CLK_EN	ST_CONV		MUX_SEL		ADC_EOC	0x00	R/W
033	ADC_OUTPUT	[7:0]				AD	OC .				0x00	R
034	BIAS_CURRENT_ RX_LNA	[7:0]		RESERV	/ED			L	NA_BIAS		0x00	R/W
035	BIAS_CURRENT_ RX	[7:0]	RESERVED		RX_V	GA_BIAS			RX_VM_E	BIAS	0x00	R/W
036	BIAS_CURRENT_ TX	[7:0]	RESERVED		TX_V	GA_BIAS			TX_VM_B	BIAS	0x00	R/W
037	BIAS_CURRENT_ TX_DRV	[7:0]			RESERVED		1		TX_DRV_I	T	0x00	R/W
038	MEM_CTRL	[7:0]	SCAN_ MODE_EN	BEAM_ RAM_ BYPASS	BIAS_ RAM_ BYPASS	RESERVED	TX_BEAM_ STEP_EN	RX_ BEAM_ STEP_ EN	TX_CHX_ RAM_ BYPASS	RX_CHX_ RAM_ BYPASS	0x00	R/W
039	RX_CHX_MEM	[7:0]	RX_CHX_ RAM_FETCH				RX_CHX_RAM_	INDEX	1	-	0x00	R/W
03A	TX_CHX_MEM	[7:0]	TX_CHX_ RAM_FETCH				TX_CHX_RAM_	INDEX			0x00	R/W
03D	RX_CH1_MEM	[7:0]	RX_CH1_ RAM_FETCH				RX_CH1_RAM_	INDEX			0x00	R/W
03E	RX_CH2_MEM	[7:0]	RX_CH2_RAM_ FETCH	RX_CH2_RAM_INDEX							0x00	R/W
03F	RX_CH3_MEM	[7:0]	RX_CH3_RAM_ FETCH				RX_CH3_RAM_	INDEX			0x00	R/W
040	RX_CH4_MEM	[7:0]	RX_CH4_ RAM_FETCH	RX_CH4_RAM_INDEX						0x00	R/W	
041	TX_CH1_MEM	[7:0]	TX_CH1_ RAM_FETCH	TX_CH1_RAM_INDEX						0x00	R/W	
042	TX_CH2_MEM	[7:0]	TX_CH2_ RAM_FETCH	TX_CH2_RAM_INDEX							0x00	R/W

Reg. (Hex)	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
043	TX_CH3_MEM	[7:0]	TX_CH3_ RAM_FETCH					0x00	R/W			
044	TX_CH4_MEM	[7:0]	TX_CH4_ RAM_FETCH					0x00	R/W			
045	REV_ID	[7:0]		REV_ID				0x00	R			
046	CH1_PA_BIAS_OFF	[7:0]				EXT_PA1_	BIAS_OFF				0x00	R/W
047	CH2_PA_BIAS_OFF	[7:0]				EXT_PA2_	BIAS_OFF				0x00	R/W
048	CH3_PA_BIAS_OFF	[7:0]				EXT_PA3_	BIAS_OFF				0x00	R/W
049	CH4_PA_BIAS_OFF	[7:0]		EXT_PA4_BIAS_OFF				0x00	R/W			
04A	LNA_BIAS_OFF	[7:0]		EXT_LNA_BIAS_OFF				0x00	R/W			
04B	TX_TO_RX_ DELAY_CTRL	[7:0]		TX_TO_RX_DELAY_1 TX_T0		_RX_DELAY_	_2	0x00	R/W			
04C	RX_TO_ TX_DELAY_CTRL	[7:0]		RX_TO_TX_DELAY_1 RX_TO_T		_TX_DELAY_	_2	0x00	R/W			
04D	TX_BEAM_ STEP_START	[7:0]				TX_BEAM_S	STEP_START				0x00	R/W
04E	TX_BEAM_ STEP_STOP	[7:0]				TX_BEAM_	STEP_STOP				0x00	R/W
04F	RX_BEAM_ STEP_START	[7:0]				RX_BEAM_S	STEP_START				0x00	R/W
050	RX_BEAM_ STEP_STOP	[7:0]				RX_BEAM_	STEP_STOP				0x00	R/W
051	RX_BIAS_RAM_CTL	[7:0]		RESERVED RX_BIAS_ R RAM_FETCH		RX_BIAS_RA	AM_INDEX	0x00	R/W			
052	TX_BIAS_RAM_CTL	[7:0]		RESERVED TX_BIAS_ TX_BIAS_RAM_INDEX RAM_FETCH		0x00	R/W					
400	LDO_TRIM_CTL_0	[7:0]				LDO_TR	IM_REG	•			0x00	R/W
401	LDO_TRIM_CTL_1	[7:0]			RESEI	RVED			LD	O_TRIM_SEL	0x00	R/W

REGISTER DESCRIPTIONS

Address: 0x000, Reset: 0x00, Name: INTERFACE_CONFIG_A

Functions of the last four bits in this register are intentionally replicated from the first four bits in a reverse manner so that the bit pattern is the same whether sent LSB first or MSB first.




Table 14. Bit Descriptions for INTERFACE_CONFIG_A

Bit	Bit Name	Settings	Description	Reset	Access
7	SOFTRESET		Soft Reset	0x0	R/W
6	LSB_FIRST		LSB First	0x0	R/W
5	ADDR_ASCN		Address Ascension	0x0	R/W
4	SDOACTIVE		SDO Active	0x0	R/W
3	SDOACTIVE_		SDO Active (duplicate)	0x0	R/W
2	ADDR_ASCN_		Address Ascension (duplicate)	0x0	R/W
1	LSB_FIRST_		LSB First (duplicate)	0x0	R/W
0	SOFTRESET_		Soft Reset (duplicate)	0x0	R/W

Address: 0x001, Reset: 0x00, Name: INTERFACE_CONFIG_B




Table 15. Bit Descriptions for INTERFACE_CONFIG_B

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	SINGLE_INSTRUCTION		Single Instruction	0x0	R/W
6	CSB_STALL		CSB Stall	0x0	R/W
5	MASTER_SLAVE_RB		Master Slave Readback	0x0	R/W
4	SLOW_INTERFACE_CTRL		Slow Interface Control	0x0	R/W
3	RESERVED		Reserved	0x0	R
[2:1]	SOFT_RESET		Soft Reset	0x0	R/W
0	RESERVED		Reserved	0x0	R

Address: 0x002, Reset: 0x10, Name: DEV_CONFIG




Table 16. Bit Descriptions for DEV_CONFIG

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	DEV_STATUS		Device Status	0x1	R/W
[3:2]	CUST_OPERATING_MODE		Custom Operating Modes	0x0	R/W
[1:0]	NORM_OPERATING_MODE		Normal Operating Modes	0x0	R/W

Address: 0x003, Reset: 0x00, Name: CHIP_TYPE




Table 17. Bit Descriptions for CHIP_TYPE

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	CHIP_TYPE		Chip Type	0x0	R

Address: 0x004, Reset: 0x00, Name: PRODUCT_ID_H




Table 18. Bit Descriptions for PRODUCT_ID_H

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	PRODUCT_ID[15:8]		Product ID[15:8]	0x0	R

Address: 0x005, Reset: 0x00, Name: PRODUCT_ID_L

7 6 5 4 3 2 1 0

[7:0] PRODUCT_ID[7:0] (R) Product ID[7:0]

Table 19. Bit Descriptions for PRODUCT_ID_L

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	PRODUCT_ID[7:0]		Product ID[7:0]	0x0	R

Address: 0x00A, Reset: 0x00, Name: SCRATCH_PAD

7 6 5 4 3 2 1 0

[7:0] SCRATCHPAD (R/W) Scratch Pad

Table 20. Bit Descriptions for SCRATCH_PAD

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	SCRATCHPAD		Scratch Pad	0x0	R/W

Address: 0x00B, Reset: 0x00, Name: SPI_REV

7 6 5 4 3 2 1 0

[7:0] SPI_REV (R)

Table 21. Bit Descriptions for SPI_REV

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	SPI_REV		SPI Revision	0x0	R

Address: 0x00C, Reset: 0x00, Name: VENDOR_ID_H

7 6 5 4 3 2 1 0

[7:0] VENDOR_ID[15:8] (R) Vendor ID[15:8]

Table 22. Bit Descriptions for VENDOR_ID_H

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	VENDOR_ID[15:8]		Vendor ID[15:8]	0x0	R

Address: 0x00D, Reset: 0x00, Name: VENDOR_ID_L

7 6 5 4 3 2 1 0

[7:0] VENDOR_ID[7:0] (R) Vendor ID[7:0]

Table 23. Bit Descriptions for VENDOR_ID_L

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	VENDOR_ID[7:0]		Vendor ID[7:0]	0x0	R

Address: 0x00F, Reset: 0x00, Name: TRANSFER_REG




Table 24. Bit Descriptions for TRANSFER_REG

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:1]	RESERVED		Reserved	0x0	R
0	MASTER_SLAVE_XFER		Master Slave Transfer	0x0	R/W

Address: 0x010, Reset: 0x00, Name: CH1_RX_GAIN




Table 25. Bit Descriptions for CH1_RX_GAIN

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	CH1_ATTN_RX		Channel 1 Attenuator Setting for Receive Mode	0x0	R/W
[6:0]	RX_VGA_CH1		Channel 1 Receive VGA Gain Control	0x0	R/W

Address: 0x011, Reset: 0x00, Name: CH2_RX_GAIN




Table 26. Bit Descriptions for CH2_RX_GAIN

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	CH2_ATTN_RX		Channel 2 Attenuator Setting for Receive Mode	0x0	R/W
[6:0]	RX_VGA_CH2		Channel 2 Receive VGA Gain Control	0x0	R/W

Address: 0x012, Reset: 0x00, Name: CH3_RX_GAIN




Table 27. Bit Descriptions for CH3_RX_GAIN

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	CH3_ATTN_RX		Channel 3 Attenuator Setting for Receive Mode	0x0	R/W
[6:0]	RX_VGA_CH3		Channel 3 Receive VGA Gain Control	0x0	R/W

Address: 0x013, Reset: 0x00, Name: CH4_RX_GAIN




Table 28. Bit Descriptions for CH4_RX_GAIN

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	CH4_ATTN_RX		Channel 4 Attenuator Setting for Receive Mode	0x0	R/W
[6:0]	RX_VGA_CH4		Channel 4 Receive VGA Gain Control	0x0	R/W

Address: 0x014, Reset: 0x00, Name: CH1_RX_PHASE_I




Table 29. Bit Descriptions for CH1_RX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH1_POL_I		Channel 1 Receive Vector Modulator I Polarity	0x0	R/W
[4:0]	RX_VM_CH1_GAIN_I		Channel 1 Receive Vector Modulator I Gain	0x0	R/W

Address: 0x015, Reset: 0x00, Name: CH1_RX_PHASE_Q




Table 30. Bit Descriptions for CH1_RX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH1_POL_Q		Channel 1 Receive Vector Modulator Q Polarity	0x0	R/W
[4:0]	RX_VM_CH1_GAIN_Q		Channel 1 Receive Vector Modulator Q Gain	0x0	R/W

Address: 0x016, Reset: 0x00, Name: CH2_RX_PHASE_I




Table 31. Bit Descriptions for CH2_RX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH2_POL_I		Channel 2 Receive Vector Modulator I Polarity	0x0	R/W
[4:0]	RX_VM_CH2_GAIN_I		Channel 2 Receive Vector Modulator I Gain	0x0	R/W

Address: 0x017, Reset: 0x00, Name: CH2_RX_PHASE_Q




Table 32. Bit Descriptions for CH2_RX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH2_POL_Q		Channel 2 Receive Vector Modulator Q Polarity	0x0	R/W
[4:0]	RX_VM_CH2_GAIN_Q		Channel 2 Receive Vector Modulator Q Gain	0x0	R/W

Address: 0x018, Reset: 0x00, Name: CH3_RX_PHASE_I




Table 33. Bit Descriptions for CH3_RX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved.	0x0	R
5	RX_VM_CH3_POL_I		Channel 3 Receive Vector Modulator I Polarity	0x0	R/W
[4:0]	RX_VM_CH3_GAIN_I		Channel 3 Receive Vector Modulator I Gain	0x0	R/W

Address: 0x019, Reset: 0x00, Name: CH3_RX_PHASE_Q




Table 34. Bit Descriptions for CH3_RX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH3_POL_Q		Channel 3 Receive Vector Modulator Q Polarity	0x0	R/W
[4:0]	RX_VM_CH3_GAIN_Q		Channel 3 Receive Vector Modulator Q Gain	0x0	R/W

Address: 0x01A, Reset: 0x00, Name: CH4_RX_PHASE_I




Table 35. Bit Descriptions for CH4_RX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH4_POL_I		Channel 4 Receive Vector Modulator I Polarity	0x0	R/W
[4:0]	RX_VM_CH4_GAIN_I		Channel 4 Receive Vector Modulator I Gain	0x0	R/W

Address: 0x01B, Reset: 0x00, Name: CH4_RX_PHASE_Q




Table 36. Bit Descriptions for CH4_RX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	RX_VM_CH4_POL_Q		Channel 4 Receive Vector Modulator Q Polarity	0x0	R/W
[4:0]	RX_VM_CH4_GAIN_Q		Channel 4 Receive Vector Modulator Q Gain	0x0	R/W

Address: 0x01C, Reset: 0x00, Name: CH1_TX_GAIN




Table 37. Bit Descriptions for CH1_TX_GAIN

Bit(s) Bit Name Settings		Settings	Description		Access
7	CH1_ATTN_TX		Channel 1 Attenuator Setting for Transmit Mode	0x0	R/W
[6:0]	TX_VGA_CH1		Channel 1 Transmit VGA Gain Control	0x0	R/W

Address: 0x01D, Reset: 0x00, Name: CH2_TX_GAIN




Table 38. Bit Descriptions for CH2_TX_GAIN

Bit(s)	Bit Name	Settings	escription F		Access
7	CH2_ATTN_TX		Channel 2 Attenuator Setting for Transmit Mode	0x0	R/W
[6:0]	TX_VGA_CH2		Channel 2 Transmit VGA Gain Control	0x0	R/W

Address: 0x01E, Reset: 0x00, Name: CH3_TX_GAIN




Table 39. Bit Descriptions for CH3_TX_GAIN

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	CH3_ATTN_TX		Channel 3 Attenuator Setting for Transmit Mode	0x0	R/W
[6:0]	TX_VGA_CH3		Channel 3 Transmit VGA Gain Control	0x0	R/W

Address: 0x01F, Reset: 0x00, Name: CH4_TX_GAIN




Table 40. Bit Descriptions for CH4_TX_GAIN

Bit(s)	s) Bit Name Settings Description		Reset	Access	
7	CH4_ATTN_TX		Channel 4 Attenuator Setting for Transmit Mode	0x0	R/W
[6:0]	TX_VGA_CH4		Channel 4 Transmit VGA Gain Control	0x0	R/W

Address: 0x020, Reset: 0x00, Name: CH1_TX_PHASE_I




Table 41. Bit Descriptions for CH1_TX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH1_POL_I		Channel 1 Transmit Vector Modulator I Polarity	0x0	R/W
[4:0]	TX_VM_CH1_GAIN_I		Channel 1 Transmit Vector Modulator I Gain	0x0	R/W

Address: 0x021, Reset: 0x00, Name: CH1_TX_PHASE_Q




Table 42. Bit Descriptions for CH1_TX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH1_POL_Q		Channel 1 Transmit Vector Modulator Q Polarity	0x0	R/W
[4:0]	TX_VM_CH1_GAIN_Q		Channel 1 Transmit Vector Modulator Q Gain	0x0	R/W

Address: 0x022, Reset: 0x00, Name: CH2_TX_PHASE_I




Table 43. Bit Descriptions for CH2_TX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH2_POL_I		Channel 2 Transmit Vector Modulator I Polarity	0x0	R/W
[4:0]	TX_VM_CH2_GAIN_I		Channel 2 Transmit Vector Modulator I Gain	0x0	R/W

Address: 0x023, Reset: 0x00, Name: CH2_TX_PHASE_Q




Table 44. Bit Descriptions for CH2_TX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH2_POL_Q		Channel 2 Transmit Vector Modulator Q Polarity	0x0	R/W
[4:0]	TX_VM_CH2_GAIN_Q		Channel 2 Transmit Vector Modulator Q Gain	0x0	R/W

Address: 0x024, Reset: 0x00, Name: CH3_TX_PHASE_I




Table 45. Bit Descriptions for CH3_TX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH3_POL_I		Channel 3 Transmit Vector Modulator I Polarity	0x0	R/W
[4:0]	TX_VM_CH3_GAIN_I		Channel 3 Transmit Vector Modulator I Gain	0x0	R/W

Address: 0x025, Reset: 0x00, Name: CH3_TX_PHASE_Q




Table 46. Bit Descriptions for CH3_TX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH3_POL_Q		Channel 3 Transmit Vector Modulator Q Polarity	0x0	R/W
[4:0]	TX_VM_CH3_GAIN_Q		Channel 3 Transmit Vector Modulator Q Gain	0x0	R/W

Address: 0x026, Reset: 0x00, Name: CH4_TX_PHASE_I




Table 47. Bit Descriptions for CH4_TX_PHASE_I

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH4_POL_I		Channel 4 Transmit Vector Modulator I Polarity	0x0	R/W
[4:0]	TX_VM_CH4_GAIN_I		Channel 4 Transmit Vector Modulator I Gain	0x0	R/W

Address: 0x027, Reset: 0x00, Name: CH4_TX_PHASE_Q




Table 48. Bit Descriptions for CH4_TX_PHASE_Q

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved	0x0	R
5	TX_VM_CH4_POL_Q		Channel 4 Transmit Vector Modulator Q Polarity	0x0	R/W
[4:0]	TX_VM_CH4_GAIN_Q		Channel 4 Transmit Vector Modulator Q Gain	0x0	R/W

Address: 0x028, Reset: 0x00, Name: LD_WRK_REGS




Table 49. Bit Descriptions for LD_WRK_REGS

Bit(s)	Bit Name	Settings	Description F		Access
[7:2]	RESERVED		Reserved	0x0	R
1	LDTX_OVERRIDE		Loads Transmit Working Registers from SPI	0x0	W
0	LDRX_OVERRIDE		Loads Receive Working Registers from SPI	0x0	W

Address: 0x029, Reset: 0x00, Name: CH1_PA_BIAS_ON




Table 50. Bit Descriptions for CH1_PA_BIAS_ON

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA1_BIAS_ON		External Bias for External PA 1	0x0	R/W

Address: 0x02A, Reset: 0x00, Name: CH2_PA_BIAS_ON





Table 51. Bit Descriptions for CH2_PA_BIAS_ON

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA2_BIAS_ON		External Bias for External PA 2	0x0	R/W

Address: 0x02B, Reset: 0x00, Name: CH3_PA_BIAS_ON



[7:0] EXT_PA3_BIAS_ON (R/W) External Bias for External PA 3

Table 52. Bit Descriptions for CH3_PA_BIAS_ON

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA3_BIAS_ON		External Bias for External PA 3	0x0	R/W

Address: 0x02C, Reset: 0x00, Name: CH4_PA_BIAS_ON

7 6 5 4 3 2 1 0

[7:0] EXT_PA4_BIAS_ON (R/W) External Bias for External PA 4

Table 53. Bit Descriptions for CH4_PA_BIAS_ON

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA4_BIAS_ON		External Bias for External PA 4	0x0	R/W

Address: 0x02D, Reset: 0x00, Name: LNA_BIAS_ON

7 6 5 4 3 2 1 0

[7:0] EXT_LNA_BIAS_ON (R/W) External Bias for External LNAs

Table 54. Bit Descriptions for LNA_BIAS_ON

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_LNA_BIAS_ON		External Bias for External LNAs	0x0	R/W

Address: 0x02E, Reset: 0x00, Name: RX_ENABLES




Table 55. Bit Descriptions for RX_ENABLES

Bit	Bit Name	Settings	Description	Reset	Access
7	RESERVED		Reserved	0x0	R
6	CH1_RX_EN		Enables Receive Channel 1 Subcircuits 0		R/W
5	CH2_RX_EN		Enables Receive Channel 2 Subcircuits	0x0	R/W
4	CH3_RX_EN		Enables Receive Channel 3 Subcircuits	0x0	R/W
3	CH4_RX_EN		Enables Receive Channel 4 Subcircuits	0x0	R/W
2	RX_LNA_EN		Enables the Receive Channel LNAs	0x0	R/W
1	RX_VM_EN		Enables the Receive Channel Vector Modulators	0x0	R/W
0	RX_VGA_EN		Enables the Receive Channel VGAs 0x		R/W

Address: 0x02F, Reset: 0x00, Name: TX_ENABLES




Table 56. Bit Descriptions for TX_ENABLES

Bit	Bit Name	Settings	Description	Reset	Access
7	RESERVED		Reserved	0x0	R
6	CH1_TX_EN		Enables Transmit Channel 1 Subcircuits	0x0	R/W
5	CH2_TX_EN		Enables Transmit Channel 2 Subcircuits	0x0	R/W
4	CH3_TX_EN		Enables Transmit Channel 3 Subcircuits	0x0	R/W
3	CH4_TX_EN		Enables Transmit Channel 4 Subcircuits	0x0	R/W
2	TX_DRV_EN		Enables the Transmit Channel Drivers	0x0	R/W
1	TX_VM_EN		Enables the Transmit Channel Vector Modulators	0x0	R/W
0	TX_VGA_EN		Enables the Transmit Channel VGAs	0x0	R/W

Address: 0x030, Reset: 0x00, Name: MISC_ENABLES




Table 57. Bit Descriptions for MISC_ENABLES

Bit	Bit Name	Settings	Description	Reset	Access
7	SW_DRV_TR_MODE_SEL		Transmit/Receive Output Driver Select. If 0, TR_SW_NEG is enabled, and if 1, TR_SW_POS is enabled.	0x0	R/W
6	BIAS_CTRL		External Amplifier Bias Control. If 0, DACs assume the on register values. If 1, DACs vary with device mode (transmit and receive).	0x0	R/W
5	BIAS_EN		Enables PA and LNA Bias DACs. 0 = enabled.	0x0	R/W
4	LNA_BIAS_OUT_EN		Enables Output of LNA Bias DAC. 0 = open and 1 = bias connected.	0x0	R/W
3	CH1_DET_EN		Enables Channel 1 Power Detector.	0x0	R/W
2	CH2_DET_EN		Enables Channel 2 Power Detector.	0x0	R/W
1	CH3_DET_EN		Enables Channel 3 Power Detector.	0x0	R/W
0	CH4_DET_EN		Enables Channel 4 Power Detector.	0x0	R/W

Address: 0x031, Reset: 0x00, Name: SW_CTRL




Table 58. Bit Descriptions for SW_CTRL

Bit	Bit Name	Settings	Description	Reset	Access
7	SW_DRV_TR_STATE		Controls Sense of Transmit/Receive Switch Driver Output. If 0, the driver outputs 0 V in receive mode.	0x0	R/W
6	TX_EN		Enables Transmit Channel Subcircuits when Under SPI Control. 1 = enabled.	0x0	R/W
5	RX_EN		Enables Receive Channel Subcircuits when Under SPI Control. 1 = enabled.	0x0	R/W
4	SW_DRV_EN_TR		Enables Switch Driver for External Transmit/Receive Switch. 1 = enabled.	0x0	R/W
3	SW_DRV_EN_POL		Enables Switch Driver for External Polarization Switch. 1 = enabled.	0x0	R/W
2	TR_SOURCE		Source for Transmit/Receive Control. 0 = TR_SPI, 1 = TR input.	0x0	R/W
1	TR_SPI		State of SPI Control. 0 = receive and 1 = transmit.	0x0	R/W
0	POL		Control for External Polarity Switch Drivers. 0 = outputs 0 V, and 1 = outputs –5 V, if switch is enabled.	0x0	R/W

Address: 0x032, Reset: 0x00, Name: ADC_CTRL




Table 59. Bit Descriptions for ADC_CTRL

Bit(s) Bit Name Settings		Settings Description		Reset	Access	
7	ADC_CLKFREQ_SEL		ADC Clock Frequency Selection	0x0	R/W	
6	ADC_EN		Turns on Comparator and Resets State Machine	0x0	R/W	
5	CLK_EN		Turns on Clock Oscillator	0x0	R/W	
4	ST_CONV		Pulse Triggers Conversion Cycle	0x0	R/WC	
[3:1]	MUX_SEL		ADC Input Signal Select	0x0	R/W	
0	ADC_EOC		ADC End of Conversion Signal	0x0	R	

Address: 0x033, Reset: 0x00, Name: ADC_OUTPUT




Table 60. Bit Descriptions for ADC_OUTPUT

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	ADC		ADC Output Word	0x0	R

Address: 0x034, Reset: 0x00, Name: BIAS_CURRENT_RX_LNA




Table 61. Bit Descriptions for BIAS_CURRENT_RX_LNA

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	RESERVED		Reserved	0x0	R
[3:0]	LNA_BIAS		LNA Bias Current Setting	0x0	R/W

Address: 0x035, Reset: 0x00, Name: BIAS_CURRENT_RX




Table 62. Bit Descriptions for BIAS CURRENT RX

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	RESERVED		Reserved	0x0	R
[6:3]	RX_VGA_BIAS		Receive Channel VGA Bias Current Setting	0x0	R/W
[2:0]	RX_VM_BIAS		Receive Channel Vector Modulator Bias Current Setting	0x0	R/W

Address: 0x036, Reset: 0x00, Name: BIAS_CURRENT_TX




Table 63. Bit Descriptions for BIAS_CURRENT_TX

Bit(s)	Bit Name	Settings	scription		Access
7	RESERVED		Reserved	0x0	R
[6:3]	TX_VGA_BIAS		Transmit Channel VGA Bias Current Setting	0x0	R/W
[2:0]	TX_VM_BIAS		Transmit Channel Vector Modulator Bias Current Setting	0x0	R/W

Address: 0x037, Reset: 0x00, Name: BIAS_CURRENT_TX_DRV




Table 64. Bit Descriptions for BIAS_CURRENT_TX_DRV

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:3]	RESERVED		Reserved	0x0	R
[2:0]	TX_DRV_BIAS		Transmit Driver Bias Current Setting	0x0	R/W

Address: 0x038, Reset: 0x00, Name: MEM_CTRL




Table 65. Bit Descriptions for MEM_CTRL

Bit	Bit Name	Settings	Description	Reset	Access
7	SCAN_MODE_EN		Scan Mode Enable	0x0	R/W
6	BEAM_RAM_BYPASS		Bypass RAM and Load Beam Position Settings from SPI	0x0	R/W
5	BIAS_RAM_BYPASS		Bypass RAM and Load Bias Position Settings from SPI	0x0	R/W
4	RESERVED		Reserved	0x0	R
3	TX_BEAM_STEP_EN		Sequentially Step Through Stored Transmit Beam Positions	0x0	R/W
2	RX_BEAM_STEP_EN		Sequentially Step Through Stored Receive Beam Positions	0x0	R/W
1	TX_CHX_RAM_BYPASS		Bypass RAM for Transmit Channels	0x0	R/W
0	RX_CHX_RAM_BYPASS		Bypass RAM for Receive Channels	0x0	R/W

Address: 0x039, Reset: 0x00, Name: RX_CHX_MEM




Table 66. Bit Descriptions for RX CHX MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	RX_CHX_RAM_FETCH		Get Receive Channel Beam Settings from RAM	0x0	R/W
[6:0]	RX_CHX_RAM_INDEX		RAM Index for Receive Channels	0x0	R/W

Address: 0x03A, Reset: 0x00, Name: TX_CHX_MEM




Table 67. Bit Descriptions for TX_CHX_MEM

Bit(s)	Bit(s) Bit Name Settings		Description	Reset	Access
7	TX_CHX_RAM_FETCH		Get Transmit Channel Beam Settings from RAM	0x0	R/W
[6:0]	TX_CHX_RAM_INDEX		RAM Index for Transmit Channels	0x0	R/W

Address: 0x03D, Reset: 0x00, Name: RX_CH1_MEM




Table 68. Bit Descriptions for RX_CH1_MEM

Bit(s)	Bit(s) Bit Name Settings		Description	Reset	Access
7	RX_CH1_RAM_FETCH		Get Receive Channel 1 Beam Settings from RAM	0x0	R/W
[6:0]	RX_CH1_RAM_INDEX		RAM Index for Receive Channel 1	0x0	R/W

Address: 0x03E, Reset: 0x00, Name: RX_CH2_MEM




Table 69. Bit Descriptions for RX_CH2_MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	RX_CH2_RAM_FETCH		Get Receive Channel 2 Beam Settings from RAM	0x0	R/W
[6:0]	RX_CH2_RAM_INDEX		RAM Index for Receive Channel 2	0x0	R/W

Address: 0x03F, Reset: 0x00, Name: RX_CH3_MEM




Table 70. Bit Descriptions for RX_CH3_MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	RX_CH3_RAM_FETCH		Get Receive Channel 3 Beam Settings from RAM	0x0	R/W
[6:0]	RX_CH3_RAM_INDEX		RAM Index for Receive Channel 3	0x0	R/W

Address: 0x040, Reset: 0x00, Name: RX_CH4_MEM

Table 71. Bit Descriptions for RX_CH4_MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	RX_CH4_RAM_FETCH		Get Receive Channel 4 Beam Settings from RAM	0x0	R/W
[6:0]	RX_CH4_RAM_INDEX		RAM Index for Receive Channel 4	0x0	R/W

Address: 0x041, Reset: 0x00, Name: TX_CH1_MEM




Table 72. Bit Descriptions for TX_CH1_MEM

Bit(s)	Bit(s) Bit Name Settings		Description	Reset	Access
7	TX_CH1_RAM_FETCH		Get Transmit Channel 1 Beam Settings from RAM	0x0	R/W
[6:0]	TX_CH1_RAM_INDEX		RAM Index for Transmit Channel 1	0x0	R/W

Address: 0x042, Reset: 0x00, Name: TX_CH2_MEM




Table 73. Bit Descriptions for TX_CH2_MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	TX_CH2_RAM_FETCH		Get Transmit Channel 2 Beam Settings from RAM	0x0	R/W
[6:0]	TX_CH2_RAM_INDEX		RAM Index for Transmit Channel 2	0x0	R/W

Address: 0x043, Reset: 0x00, Name: TX_CH3_MEM




Table 74. Bit Descriptions for TX_CH3_MEM

Bit(s)	Bit Name	Settings	Description		Access
7	TX_CH3_RAM_FETCH		Get Transmit Channel 3 Beam Settings from RAM	0x0	R/W
[6:0]	TX_CH3_RAM_INDEX		RAM Index for Transmit Channel 3	0x0	R/W

Address: 0x044, Reset: 0x00, Name: TX_CH4_MEM

Table 75. Bit Descriptions for TX_CH4_MEM

Bit(s)	Bit Name	Settings	Description	Reset	Access
7	TX_CH4_RAM_FETCH		Get Transmit Channel 4 Beam Settings from RAM	0x0	R/W
[6:0]	TX_CH4_RAM_INDEX		RAM Index for Transmit Channel 4	0x0	R/W

Address: 0x045, Reset: 0x00, Name: REV_ID




Table 76. Bit Descriptions for REV_ID

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	REV_ID		Chip Revision ID	0x0	R

Address: 0x046, Reset: 0x00, Name: CH1_PA_BIAS_OFF




Table 77. Bit Descriptions for CH1_PA_BIAS_OFF

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA1_BIAS_OFF		External Bias for External PA 1	0x0	R/W

Address: 0x047, Reset: 0x00, Name: CH2_PA_BIAS_OFF



Table 78. Bit Descriptions for CH2_PA_BIAS_OFF

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA2_BIAS_OFF		External Bias for External PA 2	0x0	R/W


Address: 0x048, Reset: 0x00, Name: CH3_PA_BIAS_OFF



Table 79. Bit Descriptions for CH3_PA_BIAS_OFF

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA3_BIAS_OFF		External Bias for External PA 3	0x0	R/W

Address: 0x049, Reset: 0x00, Name: CH4_PA_BIAS_OFF




[7:0] EXT_PA4_BIAS_OFF (R/W) External Bias for External PA 4

Table 80. Bit Descriptions for CH4_PA_BIAS_OFF

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_PA4_BIAS_OFF		External Bias for External PA 4	0x0	R/W

Address: 0x04A, Reset: 0x00, Name: LNA_BIAS_OFF



[7:0] EXT_LNA_BIAS_OFF (R/W) External Bias for External LNAs

Table 81. Bit Descriptions for LNA_BIAS_OFF

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	EXT_LNA_BIAS_OFF		External Bias for External LNAs	0x0	R/W

Address: 0x04B, Reset: 0x00, Name: TX_TO_RX_DELAY_CTRL




Table 82. Bit Descriptions for TX_TO_RX_DELAY_CTRL

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	TX_TO_RX_DELAY_1		PA Bias off to TR Switch Delay	0x0	R/W
[3:0]	TX_TO_RX_DELAY_2		TR Switch to LNA Bias on Delay	0x0	R/W

Address: 0x04C, Reset: 0x00, Name: RX_TO_TX_DELAY_CTRL





Table 83. Bit Descriptions for RX_TO_TX_DELAY_CTRL

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	RX_TO_TX_DELAY_1		LNA Bias off to TR Switch Delay	0x0	R/W
[3:0]	RX_TO_TX_DELAY_2		TR Switch to PA Bias on Delay	0x0	R/W

Address: 0x04D, Reset: 0x00, Name: TX_BEAM_STEP_START



[7:0] TX_BEAM_STEP_START (R/W) Start Memory Address for Transmit Channel Beam Stepping

Table 84. Bit Descriptions for TX_BEAM_STEP_START

Bit(s)	Bit Name	Settings	Description		Access
[7:0]	TX_BEAM_STEP_START		Start Memory Address for Transmit Channel Beam Stepping	0x0	R/W

Address: 0x04E, Reset: 0x00, Name: TX_BEAM_STEP_STOP

0 0 0 0 0 0 0

[7:0] TX_BEAM_STEP_STOP (R/W) Stop Memory Address for Transmit Channel Beam Stepping

Table 85. Bit Descriptions for TX_BEAM_STEP_STOP

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	TX_BEAM_STEP_STOP		Stop Memory Address for Transmit Channel Beam Stepping	0x0	R/W

Address: 0x04F, Reset: 0x00, Name: RX_BEAM_STEP_START

7 6 5 4 3 2 1 0 0 0 0 0 0 0

[7:0] RX_BEAM_STEP_START (R/W) — Start Memory Address for Receive Channel Beam Stepping

Table 86. Bit Descriptions for RX_BEAM_STEP_START

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	RX_BEAM_STEP_START		Start Memory Address for Receive Channel Beam Stepping	0x0	R/W

Address: 0x050, Reset: 0x00, Name: RX_BEAM_STEP_STOP

7 6 5 4 3 2 1 0

[7:0] RX_BEAM_STEP_STOP (R/W)
Stop Memory Address for Receive Channel Beam Stepping

Table 87. Bit Descriptions for RX_BEAM_STEP_STOP

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:0]	RX_BEAM_STEP_STOP		Stop Memory Address for Receive Channel Beam Stepping	0x0	R/W

Address: 0x051, Reset: 0x00, Name: RX_BIAS_RAM_CTL




Table 88. Bit Descriptions for RX_BIAS_RAM_CTL

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	RESERVED		Reserved	0x0	R
3	RX_BIAS_RAM_FETCH		Get Receive Beam Settings from RAM	0x0	R/W
[2:0]	RX_BIAS_RAM_INDEX		RAM Index for Receive Channels	0x0	R/W

Address: 0x052, Reset: 0x00, Name: TX_BIAS_RAM_CTL




Table 89. Bit Descriptions for TX_BIAS_RAM_CTL

Bit(s)	Bit Name	Settings	Description	Reset	Access
[7:4]	RESERVED		Reserved	0x0	R
3	TX_BIAS_RAM_FETCH		Get Transmit Channel Beam Settings from RAM	0x0	R/W
[2:0]	TX_BIAS_RAM_INDEX		RAM Index for Transmit Channels	0x0	R/W

Address: 0x400, Reset: 0x00, Name: LDO_TRIM_CTL_0




Table 90. Bit Descriptions for LDO_TRIM_CTL_0

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	LDO_TRIM_REG		Trim Values for Adjusting LDO Outputs	0x0	R/W

Address: 0x401, Reset: 0x00, Name: LDO_TRIM_CTL_1




Table 91. Bit Descriptions for LDO_TRIM_CTL_1

Bits	Bit Name	Settings	Description	Reset	Access
[7:2]	RESERVED		Reserved.	0x0	R
[1:0]	LDO_TRIM_SEL		Set value to 2 (10 binary) to enable user adjustments for LDO outputs. Other combinations not recommended.	0x0	R/W

OUTLINE DIMENSIONS




Figure 86. 88-Terminal Land Grid Array [LGA] (CC-88-1) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADAR1000ACCZN	−40°C to +85°C	88-Terminal Land Grid Array [LGA]	CC-88-1
ADAR1000ACCZN-R7	−40°C to +85°C	88-Terminal Land Grid Array [LGA], 7" Reel	CC-88-1
ADAR1000-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.