



PRELIMINARY

EZ-PD™ CCG3PA Datasheet

USB Type-C Port Controller

General Description

EZ-PD™ CCG3PA is Cypress's highly integrated USB Type-C port controller that complies with the latest USB Type-C and PD standards and is targeted for PC power adapters, mobile chargers, car chargers, and power bank applications. In such applications, CCG3PA provides additional functionalities and BOM integration advantages. CCG3PA uses Cypress's proprietary M0S8 technology with a 32-bit ARM® Cortex™-M0 processor, 64KB flash, a complete Type-C USB-PD transceiver, all termination resistors required for a Type-C port, an integrated feedback control circuitry for voltage (VBUS) regulation and system-level ESD protection. It is available in 24-pin QFN and 16-pin SOIC packages.

Features

Type-C Support and USB-PD Support

- Supports USB PD3.0 Version 1.1 Spec including Programmable Power Supply Mode
- Configurable resistors R_P and R_D
- Supports one USB Type-C port and one Type-A port

2x Legacy/Proprietary Charging Blocks

- Supports QC 4.0, Apple charging 2.4A, AFC, BC 1.2
- Integrates all required terminations on DP/DM lines

Integrated Voltage (VBUS) Regulation and Current Sense Amplifier

- Analog regulation of secondary side feedback node (direct feedback or opto coupler)
- Integrated shunt regulator function for VBUS control
- Constant current or constant voltage mode
- Supports low-side current sensing for constant current control

System-Level Fault Protection

- On-chip OVP, OCP, UVP, and SCP
- Supports OTP through integrated ADC circuit

32-bit MCU Subsystem

- ARM Cortex-M0 CPU
- 64-KB Flash
- 8-KB SRAM

Clocks and Oscillators

- Integrated oscillator eliminating the need for external clock

Power

- 3.0V to 24.5V operation (30-V tolerant)
- Deep Sleep: 5 μ A, Sleep: 3 mA


System-Level ESD Protection

- On CC, VBUS, and DP/DM pins
- ± 8 -kV Contact Discharge and ± 15 -kV Air Gap Discharge based on IEC61000-4-2 level 4C


Packages

- 24-pin QFN and 16-pin SOIC
- Supports extended industrial temperature range (-40 °C to $+105$ °C)

Logic Block Diagram



Internal Block Diagram



Contents

Functional Overview	4	Ordering Information	27
MCU Subsystem	4	Ordering Code Definitions	27
USB-PD Subsystem (SS)	4	Package Diagrams	28
Integrated Digital Blocks	4	Acronyms	30
I/O Subsystem	5	Document Conventions	31
Power Systems Overview	6	Units of Measure	31
Pinouts	7	Errata	32
CCG3PA Programming and Bootloading	10	Document History Page	33
Programming the Device Flash		Sales, Solutions, and Legal Information	34
over SWD Interface	10	Worldwide Sales and Design Support	34
Application Diagrams	12	Products	34
Electrical Specifications	16	PSoC® Solutions	34
Absolute Maximum Ratings	16	Cypress Developer Community	34
Device-Level Specifications	16	Technical Support	34
Digital Peripherals	19		
System Resources	21		

Functional Overview

MCU Subsystem

CPU

The Cortex-M0 CPU in EZ-PD CCG3PA is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating.

The CPU also includes a serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for EZ-PD CCG3PA has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The EZ-PD CCG3PA device has a flash module with one bank of 64 KB flash, a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

USB-PD Subsystem (SS)

The USB-PD subsystem provides the interface to the Type-C USB port. This subsystem comprises a current sense amplifier, a high-voltage regulator, OVP, OCP, and supply switch blocks. This subsystem also includes all ESD required and supported on the Type-C port.

USB-PD Physical Layer

The USB-PD Physical Layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel based on the PD 3.0 standard. All communication is half-duplex. The Physical Layer or PHY practices collision avoidance to minimize communication errors on the channel.

The USB-PD block includes all termination resistors (R_P and R_D) and their switches as required by the USB-PD spec. R_P and R_D resistors are required to implement connection detection, plug orientation detection, and for establishing USB DFP/UFP roles. The R_P resistor is implemented as a current source.

According to the USB Type-C spec, a Type-C controller such as CCG3PA must present certain termination resistors depending on its role in its unpowered state. The Sink role in a power bank application requires R_D resistors to be present on the CC pins whereas the DFP role, as in a power adapter, requires both CC lines to be open. To be flexible for such applications, CCG3PA includes the resistors required in the unpowered state on separate pads or pins. The dead battery R_D resistors are available on separate pads. The dead battery R_D is implemented as a bond option on parts for Power Bank applications. In these parts, each CC pin is bonded out together with its corresponding dead battery R_D resistor. On part numbers for the DFP application, the CC pins are not bonded with the dead battery R_D .

ADC

The ADC is a low-footprint 8-bit SAR ADC that is available for general-purpose A-D conversion applications in the chip. This ADC can be accessed from all GPIOs and the DP/DM pins through an on-chip analog mux. CCG3PA contains two instances of the ADC.

Charger Detection

The two charger detection blocks connected to the two pairs of DP/DM pins allow CCG3PA to detect conventional battery chargers conforming to BC 1.2, and the following proprietary charger specifications: Apple, Qualcomm's QuickCharge 4.0, and Samsung AFC.

VBUS Overcurrent and Overvoltage Protection

The CCG3PA chip has an integrated hardware block for VBUS overvoltage protection (OVP)/overcurrent protection (OCP) with configurable thresholds and response times on the Type C port.

Low-side Current Sense Amplifier (CSA)

The CCG3PA chip also has an integrated low-side current sense amplifier that is capable of detecting current in the order of 100 mA across a 5 m Ω external resistor. It also supports constant current mode of operation in power adapter application as a provider.

PFET Gate Drivers on VBUS Path

CCG3PA has two integrated PFET gate drivers to drive external PFETs on the VBUS provider and consumer path. The VBUS_P_CTRL gate driver has an active pull-up, and thus can drive high, low or High-Z.

The VBUS_C_CTRL gate driver can drive only low or high-Z, thus requiring an external pull-up. These pins are VBUS voltage-tolerant.

VBUS Discharge FETs

CCG3PA also has two integrated VBUS discharge FETs used to discharge VBUS to meet the USB-PD specification timing on a detach condition. VBUS Discharge FET on the provider side can be used to accelerate the ramp down of VBUS to default 5V on the secondary side.

Voltage (VBUS) Regulation

CCG3PA contains an integrated feedback control circuitry (for AC/DC applications) for secondary side control with analog regulation of the feedback/cathode pins to achieve the appropriate voltage on VBUS pin as per the negotiated contract with the peer device over Type-C.

Integrated Digital Blocks

Serial Communication Blocks (SCB)

EZ-PD CCG3PA has two SCBs, which can be configured to implement an I²C, SPI, or UART interface. The hardware I²C blocks implement full multi-master and slave interfaces capable of multimaster arbitration. In the SPI mode, the SCB blocks can be configured to act as master or slave.

In the I²C mode, the SCB blocks are capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and have flexible buffering options to reduce interrupt overhead and latency for the CPU. These blocks also support I²C that creates a mailbox address range in the memory of EZ-PD CCG3PA and effectively reduce I²C communication to reading from and writing to an array in memory. In addition, the blocks support 8-deep FIFOs for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduce the need for clock stretching caused by the CPU not having read data on time.

The I²C peripherals are compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/Os are implemented with GPIO in open-drain modes.

The I²C port on the SCB blocks of EZ-PD CCG3PA are not completely compliant with the I²C spec in the following aspects:

- The GPIO cells for SCB 1's I²C port are not overvoltage-tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8-mA I_{OL} with a V_{OL} maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the bus load.

Timer/Counter/PWM Block (TCPWM)

EZ-PD CCG3PA has four TCPWM blocks. Each implements a 16-bit timer, counter, pulse-width modulator (PWM), and quadrature decoder functionality. The block can be used to measure the period and pulse width of an input signal (timer), find the number of times a particular event occurs (counter), generate PWM signals, or decode quadrature signals.

I/O Subsystem

EZ-PD CCG3PA has up to 12 GPIOs of which, some of them can be re-purposed to support functions of SCB (I²C, UART, SPI). The I²C pins from SCB 0 are overvoltage-tolerant.

The GPIO block implements the following:

- Seven drive strength modes:
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL)
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve EMI

During power-on and reset, the I/O pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Port pins P1.0 and P1.1 can be configured to indicate Fault for OCP/SCP/OVP/UVP conditions. Any two fault conditions can be mapped to two GPIO's or all the four faults can be OR'ed to indicate over one GPIO.

Power Systems Overview


CCG3PA can operate from two possible external supply sources: VBUS_IN_DISCHARGE (3.0V - 24.5V) or VDDD (2.7V – 5.5V). When powered through VBUS_IN_DISCHARGE, the internal regulator generates VDDD of 3.3V for chip operation. The regulated supply, VDDD, is either used directly inside some analog blocks or further regulated down to VCCD (1.8V), which powers majority of the core using the regulators. CCG3PA has three different power modes: Active, Sleep, and Deep Sleep.

Transitions between these power modes are managed by the power system. When powered through the VBUS_IN_DISCHARGE pin, VDDD cannot be used to power external devices and should be connected to a 1 μF capacitor for the regulator stability only. These pins are not supported as power supplies. Refer to the application diagrams for capacitor connections.

Table 1. CCG3PA Power Modes

Mode	Description
POR (Power On Reset)	Power is valid and an internal reset source is asserted or SleepController is sequencing the system out of reset.
ACTIVE	Power is valid and CPU is executing instructions.
SLEEP	Power is valid and CPU is not executing instructions. All logic that is not operating is clock gated to save power.
DEEP SLEEP	Main regulator and most blocks are shut off. DeepSleep regulator powers logic, but only low-frequency clock is available.

Figure 1. Power System Requirement Block Diagram



Pinouts

Table 2. CCG3PA Pin Descriptions

24-Pin QFN	16-Pin SOIC	Pin Name	Description
1	–	P1.0	Port 1 pin 0: GPIO/UART_1_CTS/I2C_SDA_1 ^[1] / TCPWM_line_0 ^[2] , Programmable SCP/OCP/OVP/UVF Fault indication
2	–	P1.1	Port 1 pin 1: GPIO/UART_1_RTS/I2C_SCL_1 ^[1] / TCPWM_line_1 ^[3] , Programmable SCP/OCP/OVP/UVF Fault indication
3	5	VBUS_P_CTRL	Provider (PMOS) FET control (30-V Tolerant) 0: Path ON 1: Path OFF
4	–	VBUS_C_CTRL	VBUS Consumer (PMOS) FET Control (30-V Tolerant) 0: Path ON Z: Path OFF
5	–	DP1/P1.2	USB D+/Port 1 pin 2: GPIO/UART_1_TX1/AFC/QC/BC 1.2/Apple Charging/No IEC
6	–	DM1/P1.3	USB D-/Port 1 pin 3: GPIO/UART_1_RX1/AFC/QC/BC 1.2/Apple Charging/No IEC
7	6	SWD_DAT_0/P0.0	Port 0 pin 0: GPIO/OVT/I2C_SDA_0/TCPWM_line_0/UART_0_CTS
8	7	SWD_CLK_0/P0.1	Port 0 pin 1: GPIO/OVT/I2C_SCL_0/TCPWM_line_1/UART_0_RTS
9	8	AXRES/P2.0	Port 2 pin 0: GPIO/Alternate XRES ^[4] /TCPWM_line_0//UART_0_TX0
10	–	P2.1	Port 2 pin 1: GPIO/TCPWM_line_1//UART_0_RX0
11	9	VBUS_C_MON_DISCHARGE	Type C VBUS Monitor with Internal Discharge FET
12	–	P2.2	Port 2 pin 2: GPIO/UART_0_TX1/I2C_SDA_1 ^[1] / TCPWM_line_0/IEC. Tolerant to temporary short to VBUS pin.
13	–	P2.3	Port 2 pin 3: GPIO/UART_0_RX1/I2C_SCL_1 ^[1] / TCPWM_line_1/IEC. Tolerant to temporary short to VBUS pin.
14	10	CC2	Communication Channel 2 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin.
15	11	CC1	Communication Channel 1 with Dead-battery Rd Bonding Option/IEC. Tolerant to temporary short to VBUS pin.
16	12	DM0/P3.1	USB D-/Port 3 pin 1: GPIO/UART_1_RX0/AFC/QC/BC 1.2/Apple Charging/IEC
17	13	DP0/P3.0	USB D+/Port 3 pin 0: GPIO/UART_1_TX0/AFC/QC/BC 1.2/Apple Charging/IEC
18	14	VBUS_IN_DISCHARGE	VBUS Power IN (3.0V - 24.5V) with Internal Discharge FET
19	16	CSP	CS +: Current sense input
20	1	FB	Voltage regulation feedback pin
21	2	CATH/COMP	Cathode of voltage regulation and compensation for other applications
22	15	GND	Ground
23	3	VDDD	Power Input: 2.7V - 5.5V
24	4	VCCD	1.8-V Core Voltage pin (not intended for use as a power source)
–	–	EPAD	Ground

Note

1. Out of the two SCB blocks (SCB0 and SCB1), while the SCB0's I2C functionality is mapped out to the P0.0/P0.1 GPIO pins, the I2C functionality of SCB1 provides flexibility to have it mapped either on P1.0/P1.1 OR P2.2/P2.3 GPIO pins.
2. TCPWM_line_0 can be mapped to port pins P1.0, P0.0, P2.0 or P2.2.
3. TCPWM_line_1 can be mapped to port pins P1.1, P0.1, P2.1 or P2.3.
4. AXRES pin will be internally pulled up during the Power On I/O initialization time (see [Table 6](#) for more details).

Table 3. GPIO Ports, Pins and Their Functionality

Port	24-QFN	16-SOIC	SCB Function			TCPWM	Protection Technology		USB Charging Signal				IEC4
			UART	SPI	I2C		Fault	OVT	AFC	QC	BC1.2	Apple	
P0.0	7	6	UART_0_CTS	SPI_1_MOSI	I2C_0_SDA	TCPWM_line_0:0	-	Yes	-	-	-	-	-
P0.1	8	7	UART_0_RTS	SPI_1_MISO	I2C_0_SCL	TCPWM_line_1:0	-	Yes	-	-	-	-	-
P1.0	1		UART_1_CTS	SPI_0_SSEL	I2C_1_SDA:1	TCPWM_line_2:1	Yes	-	-	-	-	-	-
P1.1	2		UART_1_RTS	SPI_0_MISO	I2C_1_SCL:1	TCPWM_line_3:1	Yes	-	-	-	-	-	-
P1.2	5		UART_1_TX1	SPI_0_MOSI	-	-	-	-	D+	D+	D+	D+	-
P1.3	6		UART_1_RX1	SPI_0_CLK	-	-	-	-	D-	D-	D-	D-	-
P2.0	9	8	UART_0_TX0	SPI_1_SSEL	-	TCPWM_line_2:0	-	-	-	-	-	-	-
P2.1	10		UART_0_RX0	SPI_1_CLK	-	TCPWM_line_3:0	-	-	-	-	-	-	-
P2.2	12		UART_0_TX1	-	I2C_1_SDA:0	TCPWM_line_0:1	-	-	-	-	-	-	Yes
P2.3	13		UART_0_RX1	-	I2C_1_SCL:0	TCPWM_line_1:1	-	-	-	-	-	-	Yes
P3.0	17	13	UART_1_TX0	-	-	-	-	-	D+	D+	D+	D+	Yes
P3.1	16	12	UART_1_RX0	-	-	-	-	-	D-	D-	D-	D-	Yes

Figure 2. Pinout of 24-QFN Package (Top View)





Figure 3. Pinout of 16-SOIC Package (Top View)



CCG3PA Programming and Bootloading

There are two ways to program application firmware into a CCG3PA device:

1. Programming the device flash over SWD Interface
2. Application firmware update over CC interface

Generally, the CCG3PA devices are programmed over SWD interface only during development or during the manufacturing process of the end product. Once the end product is manufactured, the CCG3PA device's application firmware can be updated via the CC bootloader interface.


Programming the Device Flash over SWD Interface

CCG3PA family of devices can be programmed using the SWD interface. Cypress provides a programming kit (CY8CKIT-002 MiniProg3 Kit) called MiniProg3 and PSoC Programmer Software which can be used to program the flash as well as debug firmware. The flash is programmed by downloading the information from a hex file. This hex file is a binary file generated as an output of building the firmware project in PSoC Creator Software. Click [here](#) for more information on how to use the MiniProg3 programmer. There are many third party programmers that support mass programming in a manufacturing environment.

As shown in the block diagram in Figure 4, the SWD_0_DAT and SWD_0_CLK pins are connected to the host programmer's SWDIO (data) and SWDCLK (clock) pins respectively. During SWD programming, the CCG3PA device has to be powered by the host programmer by connecting its VTARG (power supply to the target device) to VDDD pin of CCG3PA device. While programming over SWD interface, the CCG3PA device cannot receive power through VBUS_IN_DISCHARGE.

The CCG3PA device family does not have the XRES pin. Due to that, the XRES line from the host programmer remains unconnected, and hence programming using Reset Mode is not supported. In other words, CCG3PA devices are supported by Power Cycle programming mode only since XRES line is not used. Contact Cypress for further details on CYPD3XXX Programming Specifications.


Figure 4. Connecting the Programmer to CYPD317x Device



Application Firmware Update over CC Interface

For bootloading CCG3PA applications, the CY4532 CCG3PA EVK can be used to send programming and configuration data as Cypress specific Vendor Defined Messages (VDMs) over the CC line. The CY4532 CCG3PA EVK's Power Board is connected to the system containing CCG3PA device on one end and a Windows PC running the EZ-PD™ Configuration Utility as shown in Figure 5 on the other end to bootload the CCG3PA device.

Figure 5. Application Firmware Update over CC Interface



Application Diagrams

Figure 6 shows the application diagram of CCG3PA based PC Power Adapter with Opto-Coupler Feedback control. In an opto-feedback power adapter, CCG3PA implements a shunt regulator and the feedback to the primary controller is through an opto-coupler. The current drawn through the CATH path is proportional to the potential difference between FB pin and the internal bandgap reference voltage. At default 5V VBUS, the FB pin will be held at the voltage set by the bandgap reference voltage using internal VBUS resistor dividers.

If VBUS needs to be changed from default 5V, using internal IDACs and an error amplifier, CCG3PA draws a proportional current through the CATH pin. This in turn gets coupled to the primary controller through the opto-coupler.

Figure 6. CCG3PA PC Power Adapter Application Diagram with Opto Coupler Feedback Control




Figure 7 shows the application diagram of CCG3PA based mobile phone power adapter with Direct Feedback control. In this application, VBUS is maintained at a constant voltage. The default value of VBUS upon power up (which is usually at 5V) is set up by choosing the appropriate resistor divider that will set the FB node at a voltage expected by the secondary controller.

Feedback node is regulated using internal IDACs. Whenever a change in VBUS voltage is needed, CCG3PA will either source or sink a proportional current at feedback node, based on the amount of voltage change needed.

Figure 7. CCG3PA Mobile Phone Power Adapter Application Diagram with Direct Feedback Control




Figure 8 shows the application diagram of a CCG3PA based car charger. The car charger application can charge portable devices connected to the Type-C and Type-A port simultaneously. The Type-C port supports USBPD 3.0 QC 4.0, Apple Charging 2.4A and AFC. The Type-A port supports QC 3.0, Apple Charging and AFC.

Figure 8. CCG3PA Car Charger Application Diagram





Figure 9 shows the application diagram of a CCG3PA based power bank application. It shows dual port power bank implementation using CCG3PA device. The power bank application can charge portable devices connected to the Type-C and Type-A port simultaneously. The Type-C port can be configured to support USBPD 3.0 QC 4.0, Apple Charging 2.4A and AFC. The Type-A port can be configured to support QC3.0, Apple Charging and AFC.

The battery can be charged from Type-C and USBPD power adapters or BC1.2 power adapters.

Figure 9. CCG3PA Power Bank Application Diagram



Electrical Specifications

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V _{BUS_MAX}	Max supply voltage relative to V _{SS} on VBUS_IN_DISCHARGE and VBUS_C_MON_DISCHARGE pins	–	–	30	V	Absolute max
V _{DDD_MAX}	Max supply voltage relative to V _{SS}	–	–	6	V	
V _{CC_PIN_ABS}	Max voltage on CC1, CC2 pins and port pins P2.2 and P2.3 for applicable devices	–	–	25	V	
V _{GPIO_ABS}	GPIO voltage	–0.5	–	V _{DDD} + 0.5	V	
I _{GPIO_ABS}	Maximum current per GPIO	–25	–	25	mA	
I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	–0.5	–	0.5	mA	Absolute max, current injected per pin
V _{GPIO_OVT_ABS}	OVT GPIO voltage	–0.5	–	6	V	Applicable to port pins P0.0 and P0.1
ESD_HBM	Electrostatic discharge human body model	2200	–	–	V	–
ESD_CDM	Electrostatic discharge charged device model	500	–	–	V	–
LU	Pin current for latch-up	–100	–	100	mA	–
ESD_IEC_CON	Electrostatic discharge IEC61000-4-2	8000	–	–	V	Contact discharge on CC1, CC2, VBUS, P2.2 and P2.3 pins
ESD_IEC_AIR	Electrostatic discharge IEC61000-4-2	15000	–	–	V	Air discharge for DPLUS, DMINUS, CC1, CC2, VBUS, P2.2 and P2.3 pins

Device-Level Specifications

All specifications are valid for –40 °C ≤ T_A ≤ 105 °C and T_J ≤ 120 °C, except where noted.

Table 5. DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.PWR#2	V _{DDD}	Power Supply Input Voltage	2.7	–	5.5	V	Sink mode, –40 °C ≤ T _A ≤ 105 °C.
SID.PWR#2_A	V _{DDD}	Power Supply Input Voltage	3.0	–	5.5	V	Source mode, –40 °C ≤ T _A ≤ 105 °C.
SID.PWR#3	VBUS_IN	Power Supply Input Voltage	3.0	–	24.5	V	–40 °C ≤ T _A ≤ 105 °C.
SID.PWR#5	V _{CCD}	Output Voltage for core Logic	–	1.8	–	V	–
SID.PWR#13	C _{exc}	Power supply decoupling capacitor for V _{DDD}	0.8	1	–	μF	X5R ceramic or better
SID.PWR#14	C _{exv}	Power supply decoupling capacitor for VBUS_IN_DISCHARGE	–	0.1	–	μF	X5R ceramic or better
Active Mode. Typical values measured at V_{DDD} = 5.0V or VBUS = 5.0V and T_A = 25 °C.							
SID.PWR#8	ID _{D_A}	Supply current from VBUS or V _{DDD}	–	10	–	mA	V _{DDD} = 5V OR VBUS = 5V, T _A = 25 °C. CC1/CC2 in Tx or Rx, no I/O sourcing current, 2 SCBs at 1 Mbps, EA/ADC/CSA/UVOV ON, CPU at 24 MHz.

Table 5. DC Specifications (continued)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
Sleep Mode. Typical values measured at V_{DD} = 3.3 V and T_A = 25 °C.							
SID25A	I _{DD_S}	CC, I ² C, WDT wakeup on. IMO at 24 MHz.	–	3	–	mA	V _{DDD} = 3.3 V, T _A = 25 °C, All blocks except CPU are on, CC IO on, EA/ADC/CSA/UVOV On.
Deep Sleep Mode. Typical values measured at T_A = 25 °C.							
SID_DS	I _{DD_DS}	V _{DDD} = 3.0 to 5.5V.	–	5	–	μA	Power Source = V _{DDD} = 5 V, T _A = 25 °C, Type-C disabled. Wake-up sources: GPIO, I ² C and WDT enabled.
SID_PA_DS_UA	I _{DD_PA_DS_UA}	V _{BUS} = 4.5 to 5.5V. CC Attach, I2C, WDT Wakeup on	–	100	–	μA	Power Adapter/Charger application Power Source = V _{BUS} = 5 V, T _A = 25 °C, Type-C Not Attached. CC Attach, I ² C and WDT enabled for Wakeup.
SID_PA_DS_A	I _{DD_PA_DS_A}	V _{BUS} = 3.0 to 24.5V. CC, I2C, WDT Wakeup on	–	500	–	μA	Power Adapter/Charger application V _{BUS} = 24.5V, T _A = 25 °C, Part is in deep sleep. Attached, CC IO on, ADC/CSA/UVOV On
SID_PB_DS_UA	I _{DD_PB_DS_UA}	V _{DDD} = 3.0 to 5.5V. CC Attach, I2C, WDT Wakeup on	–	50	–	μA	Power Bank application Power Source = V _{DDD} = 5V, T _A = 25 °C, Type-C Not Attached. CC Attach, I ² C and WDT enabled for Wakeup.
SID_PB_DS_A_SRC	I _{DD_PB_DS_A_SRC}	V _{DDD} = 3.0 to 5.5V. CC, I2C, WDT Wakeup on	–	500	–	μA	Power Bank Source application V _{DDD} = 5V, T _A = 25 °C, Part is in deep sleep. Attached, CC IO on, ADC/CSA/UVOV On.
SID_PB_DS_A_SNK	I _{DD_PB_DS_A_SNK}	V _{BUS} 4.0 to 24.5V. CC, I2C, WDT Wakeup on	–	500	–	μA	Power Bank Sink application V _{BUS} = 24.5 V, T _A = 25 °C, Part is in deep sleep. Attached, CC IO on, ADC/CSA/UVOV On

Table 6. AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#4	F _{CPU}	CPU input frequency	DC	–	48	MHz	All V _{DDD}
SID.PWR#17	T _{SLEEP}	Wakeup from sleep mode	–	0	–	μs	–
SID.PWR#18	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	–	–	35	μs	–
SYS.FES#1	T _{PWR_RDY}	Power-up to “Ready to accept I ² C/CC command”	–	5	25	ms	–
SID.PWR#18A	T _{POR_HIZ_T}	Power-on I/O Initialization Time	–	3	–	ms	–

I/O

Table 7. I/O DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.GIO#37	V _{IH_CMOS}	Input voltage HIGH threshold	0.7 × V _{DDD}	–	–	V	CMOS input
SID.GIO#38	V _{IL_CMOS}	Input voltage LOW threshold	–	–	0.3 × V _{DDD}	V	CMOS input
SID.GIO#39	V _{IH_VDDD2.7-}	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	–	–	V	–
SID.GIO#40	V _{IL_VDDD2.7-}	LVTTL input, V _{DDD} < 2.7 V	–	–	0.3 × V _{DDD}	V	–
SID.GIO#41	V _{IH_VDDD2.7+}	LVTTL input, V _{DDD} ≥ 2.7 V	2.0	–	–	V	–
SID.GIO#42	V _{IL_VDDD2.7+}	LVTTL input, V _{DDD} ≥ 2.7 V	–	–	0.8	V	–
SID.GIO#33	V _{OH_3V}	Output voltage HIGH level	V _{DDD} – 0.6	–	–	V	I _{OH} = 4 mA at 3V V _{DDD}
SID.GIO#36	V _{OL_3V}	Output voltage LOW level	–	–	0.6	V	I _{OL} = 10mA at 3V V _{DDD}
SID.GIO#5	R _{PU}	Pull-up resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all V _{DDD}
SID.GIO#6	R _{PD}	Pull-down resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all V _{DDD}
SID.GIO#16	I _{IL}	Input leakage current (absolute value)	–	–	2	nA	+25 °C T _A , 3V V _{DDD}
SID.GIO#17	C _{PIN}	Max pin capacitance	–	3	7	pF	-40°C to +85°C T _A , All V _{DDD} , all package, All I _{OS}
SID.GIO#43	V _{HYSTTL}	Input hysteresis, LVTTL V _{DDD} > 2.7 V	15	40	–	mV	
SID.GIO#44	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	–	–	mV	V _{DDD} < 4.5 V.
SID69	I _{DIODE}	Current through protection diode to V _{DDD} /V _{SS}	–	–	100	μA	
SID.GIO#45	I _{TOT_GPIO}	Maximum total sink chip current	–	–	85	mA	
OVT							
SID.GIO#46	I _{IHS}	Input current when Pad > V _{DDD} for OVT inputs	–	–	10.00	μA	Per I ² C specification

Table 8. I/O AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID70	T _{RISEF}	Rise time in Fast Strong mode	2	–	12	ns	3.3 V V _{DDD} , C _{load} = 25 pF
SID71	T _{FALLF}	Fall time in Fast Strong mode	2	–	12	ns	3.3 V V _{DDD} , C _{load} = 25 pF

Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Pulse Width Modulation (PWM) for GPIO Pins

Table 9. PWM AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.3	T _{CPWMFREQ}	Operating frequency	–	–	F _c	MHz	F _c max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T _{PWMENEXT}	Input trigger pulse width	2/F _c	–	–	ns	For all trigger events
SID.TCPWM.5	T _{PWMEXT}	Output trigger pulse width	2/F _c	–	–	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T _{CREG}	Resolution of counter	1/F _c	–	–	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/F _c	–	–	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/F _c	–	–	ns	Minimum pulse width between quadrature-phase inputs

I²C

Table 10. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	–	–	25	μA	–
SID150	I _{I2C2}	Block current consumption at 400 kHz	–	–	135	μA	–
SID151	I _{I2C3}	Block current consumption at 1 Mbps	–	–	310	μA	–
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	–	–	1.4	μA	–

Table 11. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	–	–	1	Mbps	–

Table 12. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kb/s	–	–	9	μA	–
SID161	I _{UART2}	Block current consumption at 1000 Kb/s	–	–	312	μA	–

Table 13. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	–	–	1	Mbps	–

Table 14. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mb/s	–	–	360	μA	–
SID164	I _{SPI2}	Block current consumption at 4 Mb/s	–	–	560	μA	–
SID165	I _{SPI3}	Block current consumption at 8 Mb/s	–	–	600	μA	–

Table 15. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID166	F _{SPI}	SPI Operating frequency (Master; 6X oversampling)	–	–	8	MHz	–

Table 16. Fixed SPI Master Mode AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID167	T _{DMO}	MOSI Valid after SClk driving edge	–	–	15	ns	–
SID168	T _{DSI}	MISO Valid before SClk capturing edge	20	–	–	ns	Full clock, late MISO sampling
SID169	T _{HMO}	Previous MOSI data hold time	0	–	–	ns	Referred to slave capturing edge

Table 17. Fixed SPI Slave Mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID170	T _{DMI}	MOSI Valid before Sclck capturing edge	40	–	–	ns	–
SID171	T _{DSDO}	MISO Valid after Sclck driving edge	–	–	42 + 3 × T _{CPU}	ns	T _{CPU} = 1/F _{CPU}
SID171A	T _{DSDO_EXT}	MISO Valid after Sclck driving edge in Ext Clk mode	–	–	48	ns	–
SID172	T _{HSDO}	Previous MISO data hold time	0	–	–	ns	–
SID172A	T _{SSEL_SCK}	SSEL Valid to first SCK Valid edge	100	–	–	ns	–

System Resources

Power-on-Reset (POR) with Brown Out SWD Interface

Table 18. Imprecise Power On Reset (PRES) (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Power-on Reset (POR) rising trip voltage	0.80	–	1.50	V	–
SID186	V _{FALLIPOR}	POR falling trip voltage	0.70	–	1.4	V	–

Table 19. Precise Power On Reset (POR) (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	Brown-out Detect (BOD) trip voltage in active/sleep modes	1.48	–	1.62	V	–
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep mode	1.1	–	1.5	V	–

Table 20. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.SWD#1	F_SWDC1K1	3.3V ≤ V _{DDD} ≤ 5.5V	–	–	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#2	F_SWDC1K2	2.7V ≤ V _{DDD} ≤ 3.3V	–	–	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#3	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	–	–	ns	Guaranteed by characterization
SID.SWD#4	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	–	–	ns	Guaranteed by characterization
SID.SWD#5	T_SWDO_VALID	T = 1/f SWDCLK	–	–	0.50 × T	ns	Guaranteed by characterization
SID.SWD#6	T_SWDO_HOLD	T = 1/f SWDCLK	1	–	–	ns	Guaranteed by characterization

Internal Main Oscillator

Table 21. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	–	–	1000	µA	–

Table 22. IMO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#13	F _{IMOTOL}	Frequency variation at 24, 36, and 48 MHz (trimmed)	–	–	±2	%	–
SID226	T _{STARTIMO}	IMO start-up time	–	–	7	µs	–
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	–	145	–	ps	–
SID.CLK#1	F _{IMO}	IMO frequency	24	–	48	MHz	–

Internal Low-Speed Oscillator Power Down

Table 23. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231	I _{ILO1}	I _{LO} operating current	–	0.3	1.05	μA	–
SID233	I _{ILOLEAK}	I _{LO} leakage current	–	2	15	nA	–

Table 24. ILO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	I _{LO} start-up time	–	–	2	ms	–
SID238	T _{ILODUTY}	I _{LO} duty cycle	40	50	60	%	–
SID.CLK#5	F _{ILO}	I _{LO} frequency	20	40	80	kHz	–

Table 25. PD DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.PD.1	Rp_std	DFP CC termination for default USB Power	64	80	96	μA	–
SID.PD.2	Rp_1.5A	DFP CC termination for 1.5A power	166	180	194.4	μA	–
SID.PD.3	Rp_3.0A	DFP CC termination for 3.0A power	304	330	356.4	μA	–
SID.PD.4	Rd	UFP CC termination	4.59	5.1	5.61	kΩ	–
SID.PD.5	Rd_DB	UFP (Power Bank) Dead Battery CC Termination on CC1 and CC2	4.08	5.1	6.12	kΩ	All supplies forced to 0V and 1.32 V applied at CC1 or CC2
SID.PD.6	V _{gndoffset}	Ground offset tolerated by BMC receiver	–500	–	500	mV	Relative to the remote BMC transmitter.

Table 26. LS-CSA Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.LSCSA.1	Cin_inp	CSP Input capacitance	–	–	8	pF	
SID.LSCSA.2	Csa_Acc1	CSA accuracy 5 mV < Vsense < 10 mV	–15	–	15	%	Active Mode
SID.LSCSA.3	Csa_Acc2	CSA accuracy 10 mV < Vsense < 15 mV	–10	–	10	%	
SID.LSCSA.4	Csa_Acc3	CSA accuracy 15 mV < Vsense < 20 mV	–6	–	6	%	
SID.LSCSA.5	Csa_Acc4	CSA accuracy 20 mV < Vsense < 30 mV	–5	–	5	%	
SID.LSCSA.6	Csa_Acc5	CSA accuracy 30 mV < Vsense < 50 mV	–4	–	4	%	
SID.LSCSA.7	Csa_Acc6	CSA accuracy 50 mV < Vsense	–3	–	3	%	
SID.LSCSA.8	Csa_SCP_Acc1	CSA SCP 80 mV	–16.5	–	16.5	%	
SID.LSCSA.9	Csa_SCP_Acc2	CSA SCP 100 mV	–13.4	–	13.4	%	
SID.LSCSA.10	Csa_SCP_Acc3	CSA SCP 150 mV	–9.4	–	9.4	%	
SID.LSCSA.11	Csa_SCP_Acc4	CSA SCP 200 mV	–7.5	–	7.5	%	
SID.LSCSA.12	Av	Nominal Gain values supported: 5, 10, 20, 35, 50, 75, 125, 150	5	–	150	V/V	
SID.LSCSA.24	Av1_E_Trim	Gain Error	–1	–	1	%	Guaranteed by characterization
SID.LSCSA.31	Av_E_SCP	Gain Error of SCP stage	–3.5	–	3.5	%	–

Table 27. LS-CSA AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.LSCSA.AC.1	T _{OCP_GPIO}	Delay from OCP threshold trip to output GPIO toggle	–	–	20	µs	Available on P1.0 or P1.1
SID.LSCSA.AC.2	T _{OCP_Gate}	Delay from OCP threshold trip to external PFET Power Gate Turn off	–	–	50	µs	–
SID.LSCSA.AC.3	T _{SCP_GPIO}	Delay from SCP threshold trip to output GPIO toggle	–	–	15	µs	Available on P1.0 or P1.1
SID.LSCSA.AC.4	T _{SCP_Gate}	Delay from SCP threshold trip to external PFET Power Gate Turn off	–	–	50	µs	–
SID.LSCSA.AC.5	T _{SR_GPIO}	Delay from SR threshold trip to output GPIO toggle	–	–	20	µs	Available on P1.0 or P1.1

Table 28. UV/OV Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.UVOV.1	V _{THOV1}	Over-Voltage Threshold Accuracy, 4.0 V to 11.0 V	–3	–	3	%	Active Mode
SID.UVOV.2	V _{THOV2}	Over-Voltage Threshold Accuracy, 11 V to 27.4 V	–3.2	–	3.2	%	
SID.UVOV.3	V _{THUV1}	Under-Voltage Threshold Accuracy, 2.7 V to 3.3 V	–4	–	4	%	
SID.UVOV.4	V _{THUV2}	Under-Voltage Threshold Accuracy, 3.3 V to 4.0 V	–3.5	–	3.5	%	
SID.UVOV.5	V _{THUV3}	Under-Voltage Threshold Accuracy, 4.0 V to 11.0 V	–3	–	3	%	
SID.UVOV.6	V _{THUV4}	Under-Voltage Threshold Accuracy, 11.0 V to 22.0 V	–2.9	–	2.9	%	

Table 29. UV/OV AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.UVOV.AC.1	T _{OV_GPIO}	Delay from UV threshold trip to output GPIO toggle	–	–	20	µs	Available on P1.0 or P1.1
SID.UVOV.AC.2	T _{OV_GATE}	Delay from UV threshold trip to external PFET power gate turn off	–	–	50	µs	–
SID.UVOV.AC.3	T _{UV_GPIO}	Delay from UV threshold trip to output GPIO toggle	–	–	20	µs	Available on P1.0 or P1.1

Gate Driver Specifications

Table 30. Gate Driver DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.GD.1	R _{PD}	Pull down resistance	–	–	6	kΩ	Applicable on VBUS_P_CTRL and VBUS_C_CTRL to turn ON external PFET
SID.GD.2	R _{PU}	Pull up resistance	–	–	10	kΩ	Applicable on VBUS_P_CTRL to turn OFF external PFET
SID.GD.3	I _{PD0}	Pull down current sink	25	–	75	μA	Applicable on VBUS_P_CTRL and VBUS_C_CTRL to turn ON external PFET
SID.GD.4	I _{PD1}	Pull down current sink	50	–	150	μA	
SID.GD.5	I _{PD2}	Pull down current sink	140	–	300	μA	
SID.GD.6	I _{PD3}	Pull down current sink	280	–	580	μA	
SID.GD.7	I _{PD4}	Pull down current sink	0.56	–	1.2	mA	
SID.GD.8	I _{PD5}	Pull down current sink	1.12	–	2.3	mA	

Table 31. Gate Driver AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.GD.9	T _{PD1}	Pull down delay on VBUS_C_CTRL	–	–	1	μs	
SID.GD.10	T _{r_discharge}	Discharge rate of output node on VBUS_C_CTRL	–	–	5	V/μs	R _{PU} to VBUS = 50 kΩ, Cload = 2 nF, Vinitial = 24 V
SID.GD.11	T _{PD2}	Pull down delay on VBUS_P_CTRL	–	–	10	μs	–
SID.GD.12	T _{PU}	Pull up delay on VBUS_P_CTRL	–	–	10	μs	–
SID.GD.13	SR _{PU}	Output slew rate on VBUS_P_CTRL	–	–	5	V/μs	Cload = 2 nF, Vout = 0 V to 24 V
SID.GD.14	SR _{PD}	Output slew rate on VBUS_P_CTRL	–	–	5	V/μs	Cload = 2 nF, Vout = 24 V to 0 V

Table 32. VBUS Discharge Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.VBUS.DISC.1	R _{ON1}	20 V NMOS On resistance	–	–	175	Ω	Programmable R _{ON}
SID.VBUS.DISC.2	R _{ON2}	20 V NMOS On resistance	–	–	220	Ω	Programmable R _{ON}
SID.VBUS.DISC.3	R _{ON3}	20 V NMOS On resistance	–	–	290	Ω	Programmable R _{ON}
SID.VBUS.DISC.4	R _{ON4}	20 V NMOS On resistance	–	–	438	Ω	Programmable R _{ON}
SID.VBUS.DISC.5	R _{ON5}	20 V NMOS On resistance	–	–	875	Ω	Programmable R _{ON}
SID.VBUS.DISC.6	VBUS_Stop_Error	Error percentage of final VBUS value from setting	–	–	10	%	When VBUS is discharged to 5 V

Table 33. Voltage (VBUS) Regulation DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.DC.VR.1	V_IN_5	V(pad_in) at 5 V target	4.75	5	5.25	V	Active mode shunt regulator at 5 V
SID.DC.VR.2	V_IN_9	V(pad_in) at 9 V target	8.55	9	9.45	V	Active mode shunt regulator at 9 V
SID.DC.VR.3	V_IN_15	V(pad_in) at 15 V target	14.25	15	15.75	V	Active mode shunt regulator at 15 V
SID.DC.VR.4	V_IN_20	V(pad_in) at 20 V target	19.0	20	21.0	V	Active mode shunt regulator at 20 V
SID.DC.VR.5	V_IN_5_DS	V(pad_in) at 5 V target	4.5	5	5.5	V	Deep Sleep mode shunt regulator at 5 V
SID.DC.VR.6	V_IN_9_DS	V(pad_in) at 9 V target	8.1	9	9.1	V	Deep Sleep mode shunt regulator at 9 V
SID.DC.VR.7	V_IN_15_DS	V(pad_in) at 15 V target	13.5	15	16.5	V	Deep Sleep mode shunt regulator at 15 V
SID.DC.VR.8	V_IN_20_DS	V(pad_in) at 20 V target	18	20	22	V	Deep Sleep mode shunt regulator at 20 V
SID.DC.VR.9	I _{KA_OFF}	Off-state cathode current	–	–	10	μA	–
SID.DC.VR.10	I _{KA_ON}	Current through cathode pin	–	–	10	mA	–

Table 34. VBUS DC Regulator Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.VREG.2	VBUS_DETECT	VBUS detect threshold voltage	1.08	–	2.62	V	–

Table 35. VBUS AC Regulator Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.VREG.3	T _{start}	Total startup time for the regulator supply outputs	–	–	200	μs	–

Analog to Digital Converter

Table 36. ADC DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.ADC.1	Resolution	ADC resolution	–	8	–	Bits	–
SID.ADC.2	INL	Integral non-linearity	–2.5	–	2.5	LSB	–
SID.ADC.3	DNL	Differential non-linearity	–2.5	–	2.5	LSB	–
SID.ADC.4	Gain Error	Gain error	–0.6	–	0.6	LSB	–
SID.ADC.5	V _{REF_ADC1}	Reference voltage of ADC	V _{DDDmin}	–	V _{DDDmax}	V	Reference voltage generated from V _{DDD}
SID.ADC.6	V _{REF_ADC2}	Reference voltage of ADC	1.96	2.0	2.04	V	Reference voltage generated from bandgap

Table 37. ADC AC Specifications (Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.ADC.7	SLEW_Max	Rate of change of sampled voltage signal	–	–	3	V/ms	–

Memory
Table 38. Flash AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.MEM#3	FLASH_ERASE	Row erase time	–	–	15.5	ms	–40 °C ≤ T _A ≤ 85 °C, all VDDD
SID.MEM#4	FLASH_WRITE	Row (Block) write time (erase and program)	–	–	20	ms	–40 °C ≤ T _A ≤ 85 °C, all VDDD
SID.MEM#8	FLASH_ROW_PGM	Row program time after erase	–	–	7	ms	25 °C ≤ T _A ≤ 55 °C, all VDDD
SID178	TBULKERASE	Bulk erase time (32k Bytes)	–	–	35	ms	–
SID180	TDEVPROG	Total device program time	–	–	7.5	s	–
SID182	FRET1	Flash retention, T _A ≤ 55 °C, 100 K P/E cycles	20	–	–	years	–
SID182A	FRET2	Flash retention, T _A ≤ 85 °C, 10 K P/E cycles	10	–	–	years	–
SID182B	FRET3	Flash retention, T _A ≤ 105 °C, 10 K P/E cycles	3	–	–	years	–


Ordering Information

Table 39 lists the EZ-PD CCG3PA part numbers and features.

Table 39. CCGPA Ordering Information

MPN	Application	Termination Resistor	Role	Bootloader ^[5]	Package Type	Si ID
CYPD3171-24LQXQ	Power Bank	R _P , R _D , R _{D-DB}	DRP	UFP CC Bootloader	24-Pin QFN	2003
CYPD3174-16SXQ	Notebook/PC Power Adapter	R _P	DFP	DFP CC with Opto Coupler Feedback Bootloader	16-Pin SOIC	2001
CYPD3175-24LQXQ	Mobile Power Adapter/ Car Charger	R _P	DFP	DFP CC with Direct Feedback Bootloader	24-Pin QFN	2002

Ordering Code Definitions




Note

5. It is assumed that VBUS is at 5V by default. Bootloader execution is not responsible for controlling the generation of 5V VBUS.

Package Diagrams

Figure 10. 24-pin QFN Package Outline




SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	0.60
A1	0.00	—	0.05
A2	—	0.40	0.425
A3	0.152 REF		
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.65	2.75	2.85
E	4.00 BSC		
E2	2.65	2.75	2.85
L	0.30	0.40	0.50
e	0.50 BSC		
R	0.09	—	—

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM(.012 INCHES MAXIMUM)
3. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. -1994.
4. THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
5. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
6. PACKAGE WARPAGE MAX 0.08 mm.
7. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
8. APPLIED ONLY TO TERMINALS.
9. JEDEC SPECIFICATION NO. REF: N.A.

002-16934 *A


Figure 11. 16-pin SOIC Package Outline



NOTE:

1. DIMENSIONS IN INCHES[MM] MAX.
2. REFERENCE JEDEC MS-012
3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

PART #	
S16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.



51-85068 *E

Acronyms

Table 40. Acronyms Used in this Document

Acronym	Description
ADC	analog-to-digital converter
AES	advanced encryption standard
API	application programming interface
ARM®	advanced RISC machine, a CPU architecture
CC	configuration channel
CCG3	Cable Controller Generation 3
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
CS	current sense
DFP	downstream facing port
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DRP	dual role port
EEPROM	electrically erasable programmable read-only memory
EMCA	electronically marked cable assembly, a USB cable that includes an IC that reports cable characteristics (e.g., current rating) to the Type-C ports
EMI	electromagnetic interference
ESD	electrostatic discharge
FS	full-speed
GPIO	general-purpose input/output
IC	integrated circuit
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
I/O	input/output, see also GPIO
LDO	low-dropout regulator
LVD	low-voltage detect
LVTTTL	low-voltage transistor-transistor logic
MCU	microcontroller unit
NC	no connect
NMI	nonmaskable interrupt
NVIC	nested vectored interrupt controller
opamp	operational amplifier

Table 40. Acronyms Used in this Document (continued)

Acronym	Description
OCP	overcurrent protection
OTP	over temperature protection
OVP	overvoltage protection
OVT	overvoltage tolerant
PCB	printed circuit board
PD	power delivery
PGA	programmable gain amplifier
PHY	physical layer
POR	power-on reset
PRES	precise power-on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RX	receive
SAR	successive approximation register
SCL	I ² C serial clock
SCP	short circuit protection
SDA	I ² C serial data
S/H	sample and hold
SHA	secure hash algorithm
SPI	Serial Peripheral Interface, a communications protocol
SRAM	static random access memory
SWD	serial wire debug, a test protocol
TX	transmit
Type-C	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
USB	Universal Serial Bus
USBIO	USB input/output, CCG2 pins used to connect to a USB port
UVP	undervoltage protection
XRES	external reset I/O pin

Document Conventions

Units of Measure

Table 41. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	mega samples per second
μA	microampere
μF	microfarad
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt

Errata

This section describes the errata for the CCG3PA. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

- CYPD3171-24LQXQ
- CYPD3174-16SXQ
- CYPD3175-24LQXQ

CCG3PA Qualification Status

Product Status: Sampling

Errata Summary

The following table defines the errata applicability to the available CCG3PA engineering samples.

Items	Part Number	Silicon Revision	Compliance Impact	Fix Status
[1]. VBUS pin does not meet ESD_HBM value	CYPD3171-24LQXQ CYPD3174-16SXQ CYPD3175-24LQXQ	ES	None	Fix available in production silicon

1. VBUS pin does not meet ESD_HBM value

■ Problem Definition

On CCG3PA Engineering Samples, pin VBUS_IN_DISCHARGE (Pin 18 on 24-QFN packages and 14 on 16-SOIC package) does not meet the ESD_HBM value of minimum 2200V, as defined in [Table 4](#).

■ Parameters Affected

ESD_HBM tested on VBUS_IN_DISCHARGE pin.

■ Trigger Condition(s)

Electrostatic Discharge testing for Human Body Model (HBM).

■ Scope of Impact

The affected pin passes ESD_HBM value of 750V. However, there is no functional impact.

■ Workaround

None

■ Fix Status

Fix will be available in production silicon.

Document History Page

Document Title: EZ-PD™ CCG3PA Datasheet, USB Type-C Port Controller Document Number: 002-16951				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5473667	VGT	10/13/2016	New datasheet
*A	5544333	VGT	12/13/2016	Changed datasheet status to Preliminary. Updated Features . Updated Logic Block Diagram . Updated Functional Overview Updated Figure 2, Figure 3, Figure 6 , Figure 7 , Figure 8 , and Figure 9 . Updated Pinouts . Updated Table 4 with VCC_PIN_ABS and VSBU_PIN_ABS parameters. Added Q-temp parts in Table 39 .
*B	5583660	VGT	01/18/2017	Updated General Description , Features , I/O Subsystem , CPU , Charger Detection , and Ordering Information . Updated Table 2 and Table 4 . Updated Figure 6 through Figure 9 . Updated Sales page .
*C	5665676	VGT	03/22/2017	Updated Figure 2 , Figure 6 , Figure 7 , Figure 9 , Table 1 , Table 2 , Table 4 , Table 39 , Features , Logic Block Diagram , Functional Overview , Power Systems Overview , Ordering Code Definitions , Acronyms . Added Internal Block Diagram . Added Table 5 through Table 38 in Device-Level Specifications . Updated compliance with USB spec in Sales , Solutions , and Legal Information . Updated Cypress logo.
*D	5738854	VGT	05/19/2017	Added Application Diagram description before Figure 6 , Figure 7 , Figure 8 , and Figure 9 . Added Figure 1 . Added CCG3PA Programming and Bootloading section. Added Errata section. Added Table 3 . Updated Figure 3 , Figure 4 , Figure 6 , Figure 7 , Figure 8 , and Figure 9 . Updated Table 2 , Table 4 , Table 5 , and Table 39 . Updated Figure 10 (spec 002-16934 Rev. ** to *A) in Package Diagrams . Updated Cypress logo, Sales page , and Copyright information .

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

Notice regarding compliance with Universal Serial Bus specification. Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB Type-C™ Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third party software tools, including sample code, to modify the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specification. You are solely responsible ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT NO LONGER COMPLIES WITH THE RELEVANT USB-IF SPECIFICATIONS.

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.